Home
last modified time | relevance | path

Searched refs:bitsLT (Results 1 – 25 of 29) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DValueTypes.h295 bool bitsLT(EVT VT) const { in bitsLT() function
H A DTargetLowering.h5000 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMSelectionDAGInfo.cpp109 else if (Src.getValueType().bitsLT(MVT::i32)) in EmitSpecializedLibcall()
H A DARMISelLowering.cpp167 assert(Arg.ArgVT.bitsLT(MVT::i32)); in handleCMSEValue()
2285 VA.getLocVT().isScalarInteger() && Arg.ArgVT.bitsLT(MVT::i32)) in LowerCallResult()
4710 RegVT.isScalarInteger() && Arg.ArgVT.bitsLT(MVT::i32)) in LowerFormalArguments()
8304 if (SrcEltTy.bitsLT(SmallestEltTy)) in ReconstructShuffle()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGenTypes/
H A DMachineValueType.h420 bool bitsLT(MVT VT) const { in bitsLT() function
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp1210 if (MemVT.bitsLT(MVT::i32)) in LowerSTORE()
1328 ExtType != ISD::NON_EXTLOAD && MemVT.bitsLT(MVT::i32)) { in LowerLOAD()
1552 if (VT.bitsLT(MVT::i32)) in allowsMisalignedMemoryAccesses()
H A DSIISelLowering.cpp2132 if (Arg && (Arg->Flags.isSExt() || Arg->Flags.isZExt()) && VT.bitsLT(MemVT)) { in convertArgType()
3124 if (MemVT.bitsLT(NewArg.getSimpleValueType())) in LowerFormalArguments()
6792 if (NewVT.bitsLT(MVT::i32)) { in ReplaceNodeResults()
10831 if (VT.bitsLT(Op.getValueType())) in getLoadExtOrTrunc()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp1641 if (VT.bitsLT(Op.getValueType())) in getVPZExtOrTrunc()
3252 if (LegalSVT.bitsLT(SVT)) in getSplatValue()
6259 SVT = (SVT.bitsLT(Op.getValueType()) ? Op.getValueType() : SVT); in foldCONCAT_VECTORS()
6381 assert(N1.getValueType().bitsLT(VT) && "Invalid fpext node, dst < src!"); in getNode()
6406 assert(N1.getValueType().bitsLT(VT) && "Invalid sext node, dst < src!"); in getNode()
6433 assert(N1.getValueType().bitsLT(VT) && "Invalid zext node, dst < src!"); in getNode()
6478 assert(N1.getValueType().bitsLT(VT) && "Invalid anyext node, dst < src!"); in getNode()
6516 if (N1.getOperand(0).getValueType().getScalarType().bitsLT( in getNode()
7142 if (LegalSVT.bitsLT(VT.getScalarType())) in FoldConstantArithmetic()
8786 if (VT.bitsLT(LargestVT)) { in getMemsetStores()
[all …]
H A DLegalizeTypesGeneric.cpp224 assert(OldEltVT.bitsLT(OldVT) && "Result type smaller then element type!"); in ExpandRes_EXTRACT_VECTOR_ELT()
H A DFastISel.cpp392 if (IdxVT.bitsLT(PtrVT)) { in getRegForGEPIndex()
1856 if (DstVT.bitsLT(SrcVT)) in selectOperator()
H A DLegalizeDAG.cpp1598 MemVT.bitsLT(Node->getOperand(0).getValueType()); in ExpandVectorBuildThroughStack()
1852 (SlotVT.bitsLT(DestVT) && in EmitStackConvert()
1882 assert(SlotVT.bitsLT(DestVT) && "Unknown extension!"); in EmitStackConvert()
3560 if (NewEltVT.bitsLT(EltVT)) { in ExpandNode()
5900 assert(NewEltVT.bitsLT(EltVT) && "not handled"); in PromoteNode()
5946 assert(NewEltVT.bitsLT(EltVT) && "not handled"); in PromoteNode()
H A DSelectionDAGBuilder.cpp262 ValueVT.bitsLT(PartEVT)) { in getCopyFromParts()
275 if (ValueVT.bitsLT(PartEVT)) { in getCopyFromParts()
289 if (ValueVT.bitsLT(Val.getValueType())) { in getCopyFromParts()
310 ValueVT.bitsLT(PartEVT)) { in getCopyFromParts()
458 } else if (ValueVT.bitsLT(PartEVT)) { in getCopyFromPartsVector()
481 assert(ValueSVT.bitsLT(PartEVT) && "Unexpected types"); in getCopyFromPartsVector()
8077 if (CountVT.bitsLT(VT)) { in visitIntrinsicCall()
H A DDAGCombiner.cpp6867 if (LdStMemVT.bitsLT(MemVT)) in isLegalNarrowLdSt()
14807 if (SrcVT.bitsLT(VT) && VT.isVector()) { in visitZERO_EXTEND()
15224 EVT MinAssertVT = AssertVT.bitsLT(BigA_AssertVT) ? AssertVT : BigA_AssertVT; in visitAssertExt()
15239 if (AssertVT.bitsLT(BigA_AssertVT)) { in visitAssertExt()
15256 if (AssertVT.bitsLT(BigA_AssertVT) && in visitAssertExt()
15606 ExtVT.bitsLT(cast<VTSDNode>(N0.getOperand(1))->getVT())) in visitSIGN_EXTEND_INREG()
15975 if (N0.getOperand(0).getValueType().bitsLT(VT)) { in visitTRUNCATE()
15996 if (ExtVT.bitsLT(VT) && TLI.preferSextInRegOfTruncate(VT, SrcVT, ExtVT)) { in visitTRUNCATE()
18987 if (VT.bitsLT(In.getValueType())) in visitFP_EXTEND()
22467 if (MemVT.bitsLT(VT)) { // Is truncating store in visitATOMIC_STORE()
[all …]
H A DTargetLowering.cpp5087 else if (Op0.getValueType().bitsLT(VT)) in SimplifySetCC()
10723 if (VT.bitsLT(MVT::i32)) { in lowerCmpEqZeroToCtlzSrl()
11531 if (RType.bitsLT(Overflow.getValueType())) in expandMULO()
12370 if (ResultVT.bitsLT(VecEltVT)) in scalarizeExtractedVectorLoad()
H A DLegalizeVectorTypes.cpp623 if (BoolVT.bitsLT(CondVT)) in ScalarizeVecRes_VSELECT()
3457 if (N->getValueType(0).bitsLT( in SplitVectorOperand()
H A DLegalizeIntegerTypes.cpp6111 if (OpVT.bitsLT(NOutVTElem)) { in PromoteIntRes_BUILD_VECTOR()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp1209 if (EVT(DestVT).bitsLT(NewVT)) // Value is expanded, e.g. i64 -> i16. in getVectorTypeBreakdownMVT()
1693 if (EVT(DestVT).bitsLT(NewVT)) { // Value is expanded, e.g. i64 -> i16. in getVectorTypeBreakdown()
H A DCodeGenPrepare.cpp1481 if (SrcVT.bitsLT(DstVT)) in OptimizeNoopCopyExpression()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLoweringCall.cpp1012 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
H A DX86FastISel.cpp3725 if (DstVT.bitsLT(SrcVT)) in fastSelectInstruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMips64InstrInfo.td71 return cast<VTSDNode>(N->getOperand(1))->getVT().bitsLT(MVT::i32);
H A DMipsISelLowering.cpp4215 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp5173 if (InnerVT.bitsLT(ContainerVT)) in lowerVZIP()
6437 if (IntVT.bitsLT(VT)) in lowerCTLZ_CTTZ_ZERO_UNDEF()
9727 assert(DstEltVT.bitsLT(SrcEltVT) && isPowerOf2_64(DstEltVT.getSizeInBits()) && in lowerVectorTruncLike()
10323 if (OpVT.bitsLT(XLenVT)) { in lowerVectorIntrinsicScalars()
10557 if (OpVT.bitsLT(XLenVT)) { in promoteVCIXScalar()
14733 if (VT.bitsLT(XLenVT)) { in ReplaceNodeResults()
16278 if (ResultVT.bitsLT(VT.getVectorElementType())) { in narrowIndex()
19227 if (IndexVT.getVectorElementType().bitsLT(XLenVT)) { in legalizeScatterGatherIndexType()
20568 if (M1VT.bitsLT(VT)) { in PerformDAGCombine()
20590 if (M1VT.bitsLT(VecVT)) { in PerformDAGCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp4968 if (IdxVT.bitsLT(PtrVT)) { in getRegForGEPIndex()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp1462 if (ExpectedVT.bitsLT(ActualVT)) in correctParamType()

12