Home
last modified time | relevance | path

Searched refs:ZEXTLOAD (Results 1 – 25 of 46) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h1665 enum LoadExtType { NON_EXTLOAD = 0, EXTLOAD, SEXTLOAD, ZEXTLOAD }; enumerator
1667 static const int LAST_LOADEXT_TYPE = ZEXTLOAD + 1;
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp821 case ISD::ZEXTLOAD: OS << ", zext"; break; in print_details()
853 case ISD::ZEXTLOAD: OS << ", zext"; break; in print_details()
890 case ISD::ZEXTLOAD: OS << ", zext"; break; in print_details()
922 case ISD::ZEXTLOAD: OS << ", zext"; break; in print_details()
H A DDAGCombiner.cpp6814 TLI.isLoadExtLegal(ISD::ZEXTLOAD, LoadResultTy, ExtVT))) { in isAndLoadExtLoad()
6830 !TLI.isLoadExtLegal(ISD::ZEXTLOAD, LoadResultTy, ExtVT)) in isAndLoadExtLoad()
6833 if (!TLI.shouldReduceLoadWidth(LoadN, ISD::ZEXTLOAD, ExtVT, /*ByteOffset=*/0)) in isAndLoadExtLoad()
6955 isLegalNarrowLdSt(Load, ISD::ZEXTLOAD, ExtVT)) { in SearchForAndLoads()
6958 if (Load->getExtensionType() == ISD::ZEXTLOAD && in SearchForAndLoads()
7405 if (TLI.isLoadExtLegal(ISD::ZEXTLOAD, ExtVT, LoadVT)) { in visitAND()
7416 ISD::ZEXTLOAD, MLoad->isExpandingLoad()); in visitAND()
7556 bool CanZextLoadProfitably = TLI.isLoadExtLegal(ISD::ZEXTLOAD, in visitAND()
7569 case ISD::ZEXTLOAD: in visitAND()
7582 NewLoad = DAG.getLoad(Load->getAddressingMode(), ISD::ZEXTLOAD, in visitAND()
[all …]
H A DLegalizeDAG.cpp757 ExtType == ISD::ZEXTLOAD ? ISD::ZEXTLOAD : ISD::EXTLOAD; in LegalizeLoadOps()
770 else if (ExtType == ISD::ZEXTLOAD || NVT == Result.getValueType()) in LegalizeLoadOps()
799 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, dl, Node->getValueType(0), Chain, Ptr, in LegalizeLoadOps()
836 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, dl, Node->getValueType(0), Chain, Ptr, in LegalizeLoadOps()
918 SDValue Result = DAG.getExtLoad(ISD::ZEXTLOAD, dl, ILoadVT, Chain, in LegalizeLoadOps()
H A DTargetLowering.cpp4795 if (LN0->getExtensionType() == ISD::ZEXTLOAD) { in SimplifySetCC()
9488 SDValue ExtLoad = DAG.getExtLoad(ISD::ZEXTLOAD, DL, VT, DAG.getEntryNode(), in CTTZTableLookup()
10388 HiExtType = ISD::ZEXTLOAD; in expandUnalignedLoad()
10393 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, dl, VT, Chain, Ptr, LD->getPointerInfo(), in expandUnalignedLoad()
10408 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, dl, VT, Chain, Ptr, in expandUnalignedLoad()
12356 ISD::LoadExtType ExtType = isLoadExtLegal(ISD::ZEXTLOAD, ResultVT, VecEltVT) in scalarizeExtractedVectorLoad()
12357 ? ISD::ZEXTLOAD in scalarizeExtractedVectorLoad()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp49 for (auto Op : {ISD::SEXTLOAD, ISD::ZEXTLOAD, ISD::EXTLOAD}) in R600TargetLowering()
57 setLoadExtAction({ISD::EXTLOAD, ISD::SEXTLOAD, ISD::ZEXTLOAD}, MVT::v2i32, in R600TargetLowering()
60 setLoadExtAction({ISD::EXTLOAD, ISD::SEXTLOAD, ISD::ZEXTLOAD}, MVT::v4i32, in R600TargetLowering()
1349 (LoadNode->getExtensionType() == ISD::ZEXTLOAD))) { in LowerLOAD()
H A DAMDGPUISelLowering.cpp184 setLoadExtAction({ISD::EXTLOAD, ISD::SEXTLOAD, ISD::ZEXTLOAD}, MVT::i64, VT, in AMDGPUTargetLowering()
191 for (auto Op : {ISD::SEXTLOAD, ISD::ZEXTLOAD, ISD::EXTLOAD}) { in AMDGPUTargetLowering()
202 setLoadExtAction({ISD::SEXTLOAD, ISD::ZEXTLOAD, ISD::EXTLOAD}, VT, MemVT, in AMDGPUTargetLowering()
1116 return LHS0 && LHS1 && RHSLd && LHS0->getExtensionType() == ISD::ZEXTLOAD && in isDesirableToCommuteWithShift()
1118 RHSLd->getExtensionType() == ISD::ZEXTLOAD; in isDesirableToCommuteWithShift()
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp96 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote); in XCoreTargetLowering()
100 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i16, Expand); in XCoreTargetLowering()
411 SDValue Low = DAG.getExtLoad(ISD::ZEXTLOAD, DL, MVT::i32, Chain, BasePtr, in LowerLOAD()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1685 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i32, Expand); in HexagonTargetLowering()
1749 setLoadExtAction(ISD::ZEXTLOAD, TargetVT, VT, Expand); in HexagonTargetLowering()
1771 setLoadExtAction(ISD::ZEXTLOAD, MVT::v2i16, MVT::v2i8, Legal); in HexagonTargetLowering()
1774 setLoadExtAction(ISD::ZEXTLOAD, MVT::v4i16, MVT::v4i8, Legal); in HexagonTargetLowering()
3134 LN->getAddressingMode(), ISD::ZEXTLOAD, MVT::i32, dl, LN->getChain(), in LowerLoad()
H A DHexagonISelDAGToDAG.cpp87 bool IsZeroExt = (ExtType == ISD::ZEXTLOAD || ExtType == ISD::EXTLOAD); in INITIALIZE_PASS()
143 if (ExtType == ISD::ZEXTLOAD || ExtType == ISD::EXTLOAD) { in INITIALIZE_PASS()
296 IntExt = ISD::ZEXTLOAD; in tryLoadOfLoadIntrinsic()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td1005 // cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;
2101 return MGN->getExtensionType() == ISD::ZEXTLOAD &&
2108 return MGN->getExtensionType() == ISD::ZEXTLOAD &&
2115 return MGN->getExtensionType() == ISD::ZEXTLOAD &&
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZOperators.td618 return getLoadExtType(N) == ISD::ZEXTLOAD;
655 return ETy == ISD::EXTLOAD || ETy == ISD::ZEXTLOAD;
H A DSystemZISelLowering.cpp327 setAtomicLoadExtAction({ISD::SEXTLOAD, ISD::ZEXTLOAD}, MVT::i64, in SystemZTargetLowering()
329 setAtomicLoadExtAction({ISD::SEXTLOAD, ISD::ZEXTLOAD}, MVT::i32, in SystemZTargetLowering()
331 setAtomicLoadExtAction({ISD::SEXTLOAD, ISD::ZEXTLOAD}, MVT::i16, in SystemZTargetLowering()
386 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote); in SystemZTargetLowering()
421 setLoadExtAction(ISD::ZEXTLOAD, VT, InnerVT, Expand); in SystemZTargetLowering()
2883 } else if (Load->getExtensionType() == ISD::ZEXTLOAD) { in adjustSubwordCmp()
2894 ISD::ZEXTLOAD); in adjustSubwordCmp()
2925 case ISD::ZEXTLOAD: in isNaturalMemoryOperand()
3075 if ((Type == ISD::ZEXTLOAD && C.ICmpType != SystemZICMP::SignedOnly) || in adjustICmpTruncate()
H A DSystemZISelDAGToDAG.cpp1035 Load->getExtensionType() == ISD::ZEXTLOAD) && in tryRISBGZero()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp742 setAtomicLoadExtAction({ISD::SEXTLOAD, ISD::ZEXTLOAD}, ValVT, MemVT, in initActions()
756 setLoadExtAction(ISD::ZEXTLOAD, AVT, VT, Expand); in initActions()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp312 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote); in MipsTargetLowering()
513 setLoadExtAction(ISD::ZEXTLOAD, MVT::i64, MVT::i32, Legal); in MipsTargetLowering()
518 setLoadExtAction(ISD::ZEXTLOAD, MVT::i64, MVT::i32, Custom); in MipsTargetLowering()
2903 assert((VT == MVT::i64) && (ExtType == ISD::ZEXTLOAD)); in lowerLOAD()
4642 ISD::ZEXTLOAD, DL, RegTy, Chain, LoadPtr, MachinePointerInfo(), in passByValArg()
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.cpp150 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote); in BPFTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp353 for (auto Ext : {ISD::EXTLOAD, ISD::ZEXTLOAD, ISD::SEXTLOAD}) in WebAssemblyTargetLowering()
361 for (auto Ext : {ISD::EXTLOAD, ISD::ZEXTLOAD, ISD::SEXTLOAD}) in WebAssemblyTargetLowering()
367 for (auto Ext : {ISD::EXTLOAD, ISD::SEXTLOAD, ISD::ZEXTLOAD}) { in WebAssemblyTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp83 setLoadExtAction(ISD::ZEXTLOAD, MVT::i32, MVT::i1, Promote); in CSKYTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp66 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote); in MSP430TargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrFragments.td511 ExtType == ISD::ZEXTLOAD;
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp135 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote); in LanaiTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp76 setLoadExtAction({ISD::EXTLOAD, ISD::SEXTLOAD, ISD::ZEXTLOAD}, GRLenVT, in LoongArchTargetLowering()
273 setLoadExtAction(ISD::ZEXTLOAD, VT, InnerVT, Expand); in LoongArchTargetLowering()
4969 ExtType = ISD::ZEXTLOAD; in checkValueWidth()
5095 if ((ExtType2 != ISD::ZEXTLOAD) && in performSETCCCombine()
8404 LD->getExtensionType() == ISD::ZEXTLOAD)) in isZExtFree()
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaISelLowering.cpp97 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote); in XtensaTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1608 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::v2i32, Expand); in SparcTargetLowering()
1612 setLoadExtAction(ISD::ZEXTLOAD, MVT::v2i32, VT, Expand); in SparcTargetLowering()

12