Home
last modified time | relevance | path

Searched refs:WRITE_OFFSET32 (Results 1 – 5 of 5) sorted by relevance

/freebsd/sys/dev/qlxgb/
H A Dqla_misc.c231 WRITE_OFFSET32(ha, Q8_CRB_WINDOW_2M, offset); in qla_rdwr_indreg32()
246 WRITE_OFFSET32(ha, ((addr & 0xFFFF) | 0x1E0000), *val); in qla_rdwr_indreg32()
264 WRITE_OFFSET32(ha, Q8_MIU_TEST_AGT_ADDR_LO, (uint32_t)addr); in qla_rdwr_offchip_mem()
265 WRITE_OFFSET32(ha, Q8_MIU_TEST_AGT_ADDR_HI, (uint32_t)(addr >> 32)); in qla_rdwr_offchip_mem()
268 WRITE_OFFSET32(ha, Q8_MIU_TEST_AGT_WRDATA_LO, val->data_lo); in qla_rdwr_offchip_mem()
269 WRITE_OFFSET32(ha, Q8_MIU_TEST_AGT_WRDATA_HI, val->data_hi); in qla_rdwr_offchip_mem()
270 WRITE_OFFSET32(ha, Q8_MIU_TEST_AGT_WRDATA_ULO, val->data_ulo); in qla_rdwr_offchip_mem()
271 WRITE_OFFSET32(ha, Q8_MIU_TEST_AGT_WRDATA_UHI, val->data_uhi); in qla_rdwr_offchip_mem()
272 WRITE_OFFSET32(ha, Q8_MIU_TEST_AGT_CTRL, 0x07); /* Write */ in qla_rdwr_offchip_mem()
274 WRITE_OFFSET32(ha, Q8_MIU_TEST_AGT_CTRL, 0x03); /* Read */ in qla_rdwr_offchip_mem()
[all …]
H A Dqla_inline.h41 WRITE_OFFSET32(ha, Q8_ASIC_RESET, 0xFFFFFFFF); in qla_hw_reset()
72 WRITE_OFFSET32(ha, id_reg, id_val); in qla_sem_lock()
H A Dqla_reg.h243 #define WRITE_OFFSET32(ha, off, val)\ macro
H A Dqla_ioctl.c103 WRITE_OFFSET32(ha, rv->reg, rv->val); in qla_eioctl()
H A Dqla_hw.c426 WRITE_OFFSET32(ha, Q8_NX_CDRP_SIGNATURE, signature); in qla_issue_cmd()
428 WRITE_OFFSET32(ha, Q8_NX_CDRP_ARG1, (cdrp->cmd_arg1)); in qla_issue_cmd()
429 WRITE_OFFSET32(ha, Q8_NX_CDRP_ARG2, (cdrp->cmd_arg2)); in qla_issue_cmd()
430 WRITE_OFFSET32(ha, Q8_NX_CDRP_ARG3, (cdrp->cmd_arg3)); in qla_issue_cmd()
432 WRITE_OFFSET32(ha, Q8_NX_CDRP_CMD_RSP, cdrp->cmd); in qla_issue_cmd()