Searched refs:VEXT (Results 1 – 8 of 8) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMScheduleA8.td | 1023 // Double-register VEXT 1027 // Quad-register VEXT
|
| H A D | ARMISelLowering.h | 204 VEXT, // extract enumerator
|
| H A D | ARMScheduleSwift.td | 565 (instregex "VEXT", "VREV16", "VREV32", "VREV64")>;
|
| H A D | ARMScheduleA9.td | 1798 // Double-register VEXT 1807 // Quad-register VEXT
|
| H A D | ARMScheduleA57.td | 1208 def : InstRW<[A57Write_3cyc_1V], (instregex "VEXT(d|q)(8|16|32|64)")>;
|
| H A D | ARMISelLowering.cpp | 1787 MAKE_CASE(ARMISD::VEXT) in getTargetNodeName() 8368 Src.ShuffleVec = DAG.getNode(ARMISD::VEXT, dl, DestVT, VEXTSrc1, in ReconstructShuffle() 8569 return DAG.getNode(ARMISD::VEXT, dl, VT, in GeneratePerfectShuffle() 8918 return DAG.getNode(ARMISD::VEXT, dl, VT, V1, V2, in LowerVECTOR_SHUFFLE() 8930 return DAG.getNode(ARMISD::VEXT, dl, VT, V1, V1, in LowerVECTOR_SHUFFLE()
|
| H A D | ARMInstrNEON.td | 520 def NEONvext : SDNode<"ARMISD::VEXT", SDTARMVEXT>; 7057 // VEXT : Vector Extract
|
| /freebsd/contrib/llvm-project/clang/include/clang/Basic/ |
| H A D | arm_neon.td | 679 def VEXT : WInst<"vext", "...I",
|