Home
last modified time | relevance | path

Searched refs:VECREDUCE_XOR (Results 1 – 15 of 15) sorted by relevance

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h1489 VECREDUCE_XOR, enumerator
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp559 case ISD::VECREDUCE_XOR: return "vecreduce_xor"; in getOperationName()
H A DLegalizeVectorOps.cpp503 case ISD::VECREDUCE_XOR: in LegalizeOp()
1227 case ISD::VECREDUCE_XOR: in Expand()
H A DLegalizeIntegerTypes.cpp306 case ISD::VECREDUCE_XOR: in PromoteIntegerResult()
2055 case ISD::VECREDUCE_XOR: in PromoteIntegerOperand()
2704 case ISD::VECREDUCE_XOR: in getExtendForIntVecReduction()
2749 if (Opcode == ISD::VECREDUCE_XOR && OrigEltVT == MVT::i1 && in PromoteIntOp_VECREDUCE()
2750 !TLI.isOperationLegalOrCustom(ISD::VECREDUCE_XOR, InVT) && in PromoteIntOp_VECREDUCE()
3111 case ISD::VECREDUCE_XOR: in ExpandIntegerResult()
H A DLegalizeVectorTypes.cpp813 case ISD::VECREDUCE_XOR: in ScalarizeVectorOperand()
3509 case ISD::VECREDUCE_XOR: in SplitVectorOperand()
6887 case ISD::VECREDUCE_XOR: in WidenVectorOperand()
7653 case ISD::VECREDUCE_XOR: in getExtendForIntVecReduction()
H A DLegalizeDAG.cpp1234 case ISD::VECREDUCE_XOR: in LegalizeOp()
4448 case ISD::VECREDUCE_XOR: in ExpandNode()
H A DSelectionDAG.cpp463 case ISD::VECREDUCE_XOR: in getVecReduceBaseOpcode()
6614 return getNode(ISD::VECREDUCE_XOR, DL, VT, N1); in getNode()
H A DDAGCombiner.cpp2050 case ISD::VECREDUCE_XOR: in visit()
9888 reassociateReduction(ISD::VECREDUCE_XOR, ISD::XOR, DL, VT, N0, N1)) in visitXOR()
27857 Opcode == ISD::VECREDUCE_XOR) && in visitVECREDUCE()
H A DSelectionDAGBuilder.cpp10907 Res = DAG.getNode(ISD::VECREDUCE_XOR, dl, VT, Op1); in visitVectorReduce()
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DVPIntrinsics.def639 vector_reduce_xor, VECREDUCE_XOR)
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp884 ISD::VECREDUCE_XOR, ISD::VECREDUCE_SMAX, ISD::VECREDUCE_SMIN, in initActions()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp1172 setTargetDAGCombine(ISD::VECREDUCE_XOR); in AArch64TargetLowering()
1367 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in AArch64TargetLowering()
1372 setOperationAction(ISD::VECREDUCE_XOR, MVT::v2i64, Custom); in AArch64TargetLowering()
1556 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in AArch64TargetLowering()
1616 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in AArch64TargetLowering()
1867 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in AArch64TargetLowering()
2356 setOperationAction(ISD::VECREDUCE_XOR, VT, Default); in addTypeForFixedLengthSVE()
7423 case ISD::VECREDUCE_XOR: in LowerOperation()
15951 case ISD::VECREDUCE_XOR: in getVectorBitwiseReduce()
16075 Op.getOpcode() == ISD::VECREDUCE_XOR || in LowerVECREDUCE()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp766 ISD::VECREDUCE_XOR, ISD::VECREDUCE_SMAX, ISD::VECREDUCE_SMIN, in RISCVTargetLowering()
818 {ISD::VECREDUCE_AND, ISD::VECREDUCE_OR, ISD::VECREDUCE_XOR}, VT, in RISCVTargetLowering()
1290 {ISD::VECREDUCE_AND, ISD::VECREDUCE_OR, ISD::VECREDUCE_XOR}, VT, in RISCVTargetLowering()
7759 case ISD::VECREDUCE_XOR: in LowerOperation()
11087 case ISD::VECREDUCE_XOR: in getRVVReductionOp()
11111 Op.getOpcode() == ISD::VECREDUCE_XOR || in lowerVectorMaskVecReduction()
11156 case ISD::VECREDUCE_XOR: in lowerVectorMaskVecReduction()
14772 case ISD::VECREDUCE_XOR: in ReplaceNodeResults()
14822 return ISD::VECREDUCE_XOR; in getVecReduceOpcode()
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp349 ISD::VECREDUCE_OR, ISD::VECREDUCE_XOR, ISD::VECREDUCE_SMIN, in initVPUActions()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp318 setOperationAction(ISD::VECREDUCE_XOR, VT, Custom); in addMVEVectorTypes()
10353 case ISD::VECREDUCE_XOR: BaseOpcode = ISD::XOR; break; in LowerVecReduce()
10724 case ISD::VECREDUCE_XOR: in LowerOperation()