Home
last modified time | relevance | path

Searched refs:VEC (Results 1 – 18 of 18) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DTargetLibraryInfo.cpp1299 #define TLI_DEFINE_VECFUNC(SCAL, VEC, VF, MASK, VABI_PREFIX, CC) \ argument
1300 {SCAL, VEC, VF, MASK, VABI_PREFIX, CC},
1319 #define TLI_DEFINE_VECFUNC(SCAL, VEC, VF, VABI_PREFIX) \ argument
1320 {SCAL, VEC, VF, /* MASK = */ false, VABI_PREFIX, /* CC = */ std::nullopt},
1326 #define TLI_DEFINE_VECFUNC(SCAL, VEC, VF, VABI_PREFIX) \ argument
1327 {SCAL, VEC, VF, /* MASK = */ false, VABI_PREFIX, /* CC = */ std::nullopt},
1333 #define TLI_DEFINE_VECFUNC(SCAL, VEC, VF, MASK, VABI_PREFIX) \ argument
1334 {SCAL, VEC, VF, MASK, VABI_PREFIX, /* CC = */ std::nullopt},
1341 #define TLI_DEFINE_VECFUNC(SCAL, VEC, VF, MASK, VABI_PREFIX) \ argument
1342 {SCAL, VEC, VF, MASK, VABI_PREFIX, /* CC = */ std::nullopt},
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCLowerMASSVEntries.cpp33 #define TLI_DEFINE_VECFUNC(SCAL, VEC, VF, VABI_PREFIX) VEC, argument
H A DPPCGenRegisterBankInfo.def85 PMI_VEC128, // VEC
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/
H A DPPCRegisterBanks.td19 def VECRegBank : RegisterBank<"VEC", [VSRC]>;
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Dbrcm,bcm2835-armctrl-ic.txt106 27: VEC
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVSchedTTAscalonD8.td33 def AscalonFXA : ProcResource<1>; // ALU, FP/VEC -> INT, MUL, DIV, CSR
34 def AscalonFXB : ProcResource<1>; // ALU, INT -> FP/VEC
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Dbrcm,bcm-vc4.txt49 Required properties for VEC:
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86SchedLunarlakeP.td48 // 4 VEC ALU Ports {V0 to V3}
83 // VEC EU has 180 reservation stations.
86 let BufferSize = 180; // EU for INT and VEC are seperated
87 // VEC QUEUE SIZE = 60 + VEC EU RS (60+60)
/freebsd/lib/libc++/
H A DMakefile2259 INCSGROUPS+= VEC
2270 VEC+= ${HDRDIR}/__vector/${hdr}
/freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/
H A DVecFuncs.def22 #define TLI_DEFINE_VECFUNC(SCAL, VEC, VF, VABI_PREFIX) {SCAL, VEC, VF, NOMASK, VABI_PREFIX, NOCC},
/freebsd/contrib/llvm-project/clang/lib/Frontend/Rewrite/
H A DRewriteModernObjC.cpp3865 #define SKIP_BITFIELDS(IX, ENDIX, VEC) { \ argument
3866 while ((IX < ENDIX) && VEC[IX]->isBitField()) \
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZScheduleZ13.td1307 def : InstRW<[WLat3, VecXsPm, NormalGr], (instregex "VEC(B|F|G|H)?$")>;
H A DSystemZScheduleZ17.td1395 def : InstRW<[WLat3, VecXsPm, NormalGr], (instregex "VEC(B|F|G|H|Q)?$")>;
H A DSystemZScheduleZ15.td1368 def : InstRW<[WLat3, VecXsPm, NormalGr], (instregex "VEC(B|F|G|H)?$")>;
H A DSystemZScheduleZ14.td1329 def : InstRW<[WLat3, VecXsPm, NormalGr], (instregex "VEC(B|F|G|H)?$")>;
H A DSystemZScheduleZ16.td1374 def : InstRW<[WLat3, VecXsPm, NormalGr], (instregex "VEC(B|F|G|H)?$")>;
H A DSystemZInstrVector.td1346 def VEC : CompareVRRaGeneric<"vec", 0xE7DB>;
/freebsd/share/misc/
H A Dusb_vendors9141 00ff VEC Footpedal