Searched refs:UZP1 (Results 1 – 7 of 7) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 2636 MAKE_CASE(AArch64ISD::UZP1) in getTargetNodeName() 5771 return DAG.getNode(AArch64ISD::UZP1, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 12831 return DAG.getNode(AArch64ISD::UZP1, dl, VT, OpLHS, OpRHS); in GeneratePerfectShuffle() 13238 unsigned Opc = (WhichResult == 0) ? AArch64ISD::UZP1 : AArch64ISD::UZP2; in LowerVECTOR_SHUFFLE() 13251 unsigned Opc = (WhichResult == 0) ? AArch64ISD::UZP1 : AArch64ISD::UZP2; in LowerVECTOR_SHUFFLE() 14132 return DAG.getNode(AArch64ISD::UZP1, dl, VT, LHS, RHS); in LowerBUILD_VECTOR() 14625 Narrow = DAG.getNode(AArch64ISD::UZP1, DL, NarrowVT, Vec1, HiVec0); in LowerINSERT_SUBVECTOR() 14630 Narrow = DAG.getNode(AArch64ISD::UZP1, DL, NarrowVT, LoVec0, Vec1); in LowerINSERT_SUBVECTOR() 14729 return DAG.getNode(AArch64ISD::UZP1, dl, VT, ResultLo, ResultHi); in LowerDIV() 22066 if (N->getOpcode() != AArch64ISD::UZP1) in isHalvingTruncateAndConcatOfLegalIntScalableType() [all …]
|
| H A D | AArch64SchedKryoDetails.td | 2329 (instregex "((TRN1|TRN2|ZIP1|UZP1|UZP2)v2i64|ZIP2(v2i64|v4i32|v8i16|v16i8))")>; 2359 (instregex "(UZP1|UZP2)(v4i32|v8i16|v16i8)")>; 2365 (instregex "(UZP1|UZP2|ZIP1|ZIP2)(v2i32|v4i16|v8i8)")>;
|
| H A D | AArch64ISelLowering.h | 213 UZP1, enumerator
|
| H A D | AArch64SchedFalkorDetails.td | 920 def : InstRW<[FalkorWr_1VXVY_1cyc], (instregex "^(TRN1|TRN2|ZIP1|UZP1|UZP2|ZIP2|XTN)(v2i32|v2i64|v4i16|v4i32|v8i8|v8i16|v16i8)$")>;
|
| H A D | AArch64SchedThunderX3T110.td | 1643 (instregex "^UZP1", "^UZP2", "^ZIP1", "^ZIP2")>;
|
| H A D | AArch64SchedA64FX.td | 1695 (instregex "^UZP1", "^UZP2", "^ZIP1", "^ZIP2")>;
|
| H A D | AArch64InstrInfo.td | 746 def AArch64uzp1 : SDNode<"AArch64ISD::UZP1", SDT_AArch64Zip>; 6514 defm UZP1 : SIMDZipVector<0b001, "uzp1", AArch64uzp1>; 6530 (!cast<Instruction>("UZP1"#ConcatTy) V128:$Vn, V128:$Vm)>; 6544 (!cast<Instruction>("XTN"#Ty) (!cast<Instruction>("UZP1"#ConcatTy) V128:$Vn, V128:$Vm))>;
|