| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64AddressingModes.h | 40 UXTB, enumerator
60 case AArch64_AM::UXTB: return "uxtb"; in getShiftExtendName()
127 case 0: return AArch64_AM::UXTB; in getExtendType()
154 case AArch64_AM::UXTB: return 0; break; in getExtendEncoding()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedPredicates.td | 18 def CheckExtUXTB : CheckImmOperand_s<3, "AArch64_AM::UXTB">;
|
| H A D | AArch64SchedCyclone.td | 166 // EXAMPLE: ADDXre Xn, Xm, UXTB #1
|
| H A D | AArch64ExpandPseudoInsts.cpp | 1510 AArch64_AM::getArithExtendImm(AArch64_AM::UXTB, 0), in expandMI()
|
| H A D | AArch64ISelDAGToDAG.cpp | 831 return AArch64_AM::UXTB; in getExtendTypeForNode()
849 return !IsLoadStore ? AArch64_AM::UXTB : AArch64_AM::InvalidShiftExtend; in getExtendTypeForNode()
|
| H A D | AArch64InstrInfo.cpp | 1058 case AArch64_AM::UXTB: in isFalkorShiftExtFast()
1092 case AArch64_AM::UXTB: in isFalkorShiftExtFast()
|
| H A D | AArch64FastISel.cpp | 1173 ExtendType = IsZExt ? AArch64_AM::UXTB : AArch64_AM::SXTB; in emitAddSub()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/Utils/ |
| H A D | AArch64BaseInfo.h | 697 UXTB, enumerator
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMScheduleM55.td | 55 // NOPs, ITs, Brs, ADDri/SUBri, UXTB/H, SXTB/H and MOVri's. NOPs and IT's are
|
| H A D | ARMInstructionSelector.cpp | 306 STORE_OPCODE(ZEXT8, UXTB); in OpcodeCache()
|
| H A D | ARMScheduleR52.td | 215 (instregex "SXTB", "SXTH", "SXTB16", "UXTB", "UXTH", "UXTB16",
|
| H A D | ARMScheduleSwift.td | 161 (instregex "SXTB", "SXTH", "SXTB16", "UXTB", "UXTH", "UXTB16",
|
| H A D | ARMScheduleA57.td | 360 // Sign/zero extend, normal: SXTB, SXTH, UXTB, UXTH
|
| H A D | ARMFastISel.cpp | 2979 { { ARM::UXTB, ARM::t2UXTB }, 0, 1, MVT::i8 }
|
| H A D | ARMInstrThumb.td | 1793 // restrict the register class for the UXTB/UXTH ops used in the expansion.
|
| H A D | ARMInstrInfo.td | 3802 def UXTB : AI_ext_rrot<0b01101110,
6194 def : ARMV6Pat<(and GPR:$Src, 0x000000FF), (UXTB GPR:$Src, 0)>;
6335 (UXTB GPRnopc:$Rd, GPRnopc:$Rm, 0, pred:$p)>;
|
| H A D | ARMExpandPseudoInsts.cpp | 3204 return ExpandCMP_SWAP(MBB, MBBI, ARM::LDREXB, ARM::STREXB, ARM::UXTB, in ExpandMI()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 1563 return (ET == AArch64_AM::UXTB || ET == AArch64_AM::SXTB || in isExtend()
1576 return ET == AArch64_AM::UXTB || ET == AArch64_AM::SXTB || in isExtend64()
3660 .Case("uxtb", AArch64_AM::UXTB) in tryParseOptionalShiftExtend()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 7792 return IsLoadStore ? AArch64_AM::InvalidShiftExtend : AArch64_AM::UXTB; in getExtendTypeForInst()
7815 return !IsLoadStore ? AArch64_AM::UXTB : AArch64_AM::InvalidShiftExtend; in getExtendTypeForInst()
|