| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsTargetTransformInfo.cpp | 15 return TLI->isOperationLegalOrCustom(IsSigned ? ISD::SDIVREM : ISD::UDIVREM, in hasDivRemOp()
|
| H A D | MipsSEISelLowering.cpp | 191 setOperationAction(ISD::UDIVREM, MVT::i64, Custom); in MipsSETargetLowering()
198 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); in MipsSETargetLowering()
236 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in MipsSETargetLowering()
283 setOperationAction(ISD::UDIVREM, MVT::i64, Expand); in MipsSETargetLowering()
459 case ISD::UDIVREM: return lowerMulDiv(Op, MipsISD::DivRemU, true, true, in LowerOperation()
|
| H A D | MipsISelLowering.cpp | 517 setTargetDAGCombine({ISD::SDIVREM, ISD::UDIVREM, ISD::SELECT, ISD::AND, in MipsTargetLowering()
1177 case ISD::UDIVREM: in PerformDAGCombine()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 263 UDIVREM, enumerator
|
| H A D | SelectionDAG.h | 2392 case ISD::UDIVREM:
|
| H A D | BasicTTIImpl.h | 938 if (TLI->isOperationLegalOrCustom(IsSigned ? ISD::SDIVREM : ISD::UDIVREM,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRISelLowering.cpp | 161 setOperationAction(ISD::UDIVREM, MVT::i8, Custom); in AVRTargetLowering()
162 setOperationAction(ISD::UDIVREM, MVT::i16, Custom); in AVRTargetLowering()
163 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); in AVRTargetLowering()
541 assert((Opcode == ISD::SDIVREM || Opcode == ISD::UDIVREM) && in LowerDivRem()
1001 case ISD::UDIVREM: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.h | 96 UDIVREM, enumerator
|
| H A D | SystemZOperators.td | 290 def z_udivrem : SDNode<"SystemZISD::UDIVREM", SDT_ZGR128Binary>;
|
| H A D | SystemZISelLowering.cpp | 186 setOperationAction(ISD::UDIVREM, VT, Custom); in SystemZTargetLowering()
244 setOperationAction(ISD::UDIVREM, MVT::i128, Expand); in SystemZTargetLowering()
4209 lowerGR128Binary(DAG, DL, VT, SystemZISD::UDIVREM, in lowerUDIVREM()
6160 case ISD::UDIVREM: in LowerOperation()
6397 OPCODE(UDIVREM); in getTargetNodeName()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.cpp | 133 setOperationAction(ISD::UDIVREM, MVT::i8, Promote); in MSP430TargetLowering()
139 setOperationAction(ISD::UDIVREM, MVT::i16, Expand); in MSP430TargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 274 case ISD::UDIVREM: return "udivrem"; in getOperationName()
|
| H A D | LegalizeIntegerTypes.cpp | 5050 if (TLI.getOperationAction(ISD::UDIVREM, VT) == TargetLowering::Custom) { in ExpandIntRes_UDIV()
5051 SDValue Res = DAG.getNode(ISD::UDIVREM, dl, DAG.getVTList(VT, VT), Ops); in ExpandIntRes_UDIV()
5093 if (TLI.getOperationAction(ISD::UDIVREM, VT) == TargetLowering::Custom) { in ExpandIntRes_UREM()
5094 SDValue Res = DAG.getNode(ISD::UDIVREM, dl, DAG.getVTList(VT, VT), Ops); in ExpandIntRes_UREM()
|
| H A D | LegalizeVectorOps.cpp | 353 case ISD::UDIVREM: in LegalizeOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFISelLowering.cpp | 101 setOperationAction(ISD::UDIVREM, VT, Expand); in BPFTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 467 setOperationAction({ISD::SDIVREM, ISD::UDIVREM}, VT, Custom); in AMDGPUTargetLowering()
516 ISD::UMUL_LOHI, ISD::SDIVREM, ISD::UDIVREM, in AMDGPUTargetLowering()
1379 case ISD::UDIVREM: return LowerUDIVREM(Op, DAG); in LowerOperation()
2045 SDValue Res = DAG.getNode(ISD::UDIVREM, DL, DAG.getVTList(HalfVT, HalfVT), in LowerUDIVREM64()
2333 SDValue Div = DAG.getNode(ISD::UDIVREM, DL, DAG.getVTList(VT, VT), LHS, RHS); in LowerSDIVREM()
|
| H A D | R600ISelLowering.cpp | 613 case ISD::UDIVREM: { in ReplaceNodeResults()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 60 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in CSKYTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelLowering.cpp | 109 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in LanaiTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 1676 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in SparcTargetLowering()
1683 setOperationAction(ISD::UDIVREM, MVT::i64, Expand); in SparcTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1601 ISD::SDIVREM, ISD::UDIVREM, ISD::ROTL, ISD::ROTR, in HexagonTargetLowering()
1647 ISD::SREM, ISD::UREM, ISD::SDIVREM, ISD::UDIVREM, ISD::SADDO, in HexagonTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 217 setOperationAction(ISD::UDIVREM, VT, Expand); in addTypeForNEON()
298 setOperationAction(ISD::UDIVREM, VT, Expand); in addMVEVectorTypes()
1296 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); in ARMTargetLowering()
1298 setOperationAction(ISD::UDIVREM, MVT::i64, Custom); in ARMTargetLowering()
1301 setOperationAction(ISD::UDIVREM, MVT::i32, Expand); in ARMTargetLowering()
10679 case ISD::UDIVREM: return LowerDivRem(Op, DAG); in LowerOperation()
10748 case ISD::UDIVREM: in ReplaceNodeResults()
20679 assert((N->getOpcode() == ISD::SDIVREM || N->getOpcode() == ISD::UDIVREM || in getDivRemLibcall()
20697 assert((N->getOpcode() == ISD::SDIVREM || N->getOpcode() == ISD::UDIVREM || in getDivRemArgList()
20724 assert((Opcode == ISD::SDIVREM || Opcode == ISD::UDIVREM) && in LowerDivRem()
|
| H A D | ARMTargetTransformInfo.cpp | 2107 case ISD::UDIVREM: in maybeLoweredToCall()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 157 ISD::SDIVREM, ISD::UDIVREM, ISD::SHL_PARTS, ISD::SRA_PARTS, in WebAssemblyTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 167 setOperationAction(ISD::UDIVREM, IntVT, Expand); in initSPUActions()
|