/freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | TargetLoweringBase.cpp | 982 return LegalizeKind(TypeWidenVector, NVT); in getTypeConversion() 1045 return LegalizeKind(TypeWidenVector, LargerVector); in getTypeConversion() 1051 return LegalizeKind(TypeWidenVector, NVT); in getTypeConversion() 1415 case TypeWidenVector: in computeRegisterProperties() 1428 ValueTypeActions.setTypeAction(VT, TypeWidenVector); in computeRegisterProperties() 1440 ValueTypeActions.setTypeAction(VT, TypeWidenVector); in computeRegisterProperties() 1476 ValueTypeActions.setTypeAction(VT, TypeWidenVector); in computeRegisterProperties() 1530 (TA == TypeWidenVector || TA == TypePromoteInteger)) { in getVectorTypeBreakdown()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeVectorTypes.cpp | 1495 case TargetLowering::TypeWidenVector: in SplitVecRes_BITCAST() 2737 TypeAction == TargetLowering::TypeWidenVector)) in SplitVecRes_VECTOR_SHUFFLE() 4650 if (getTypeAction(OpVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_CMP() 4882 if (getTypeAction(OpVT) == TargetLowering::TypeWidenVector) in WidenVecRes_StrictFP() 5007 if (getTypeAction(OtherVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_OverflowOp() 5048 if (getTypeAction(InVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_Convert() 5131 if (getTypeAction(SrcVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_FP_TO_XINT_SAT() 5152 if (getTypeAction(SrcVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_XRINT() 5220 if (getTypeAction(InVT) == TargetLowering::TypeWidenVector) { in WidenVecRes_EXTEND_VECTOR_INREG() 5277 if (getTypeAction(FpValue.getValueType()) != TargetLowering::TypeWidenVector) in WidenVecRes_UnarySameEltsWithScalarArg() [all...] |
H A D | LegalizeTypes.cpp | 284 case TargetLowering::TypeWidenVector: in run() 347 case TargetLowering::TypeWidenVector: in run()
|
H A D | LegalizeTypesGeneric.cpp | 88 case TargetLowering::TypeWidenVector: { in ExpandRes_BITCAST()
|
H A D | LegalizeTypes.h | 1002 TargetLowering::TypeWidenVector && in GetWidenedMask()
|
H A D | LegalizeIntegerTypes.cpp | 521 case TargetLowering::TypeWidenVector: in PromoteIntRes_BITCAST() 1677 case TargetLowering::TypeWidenVector: { in PromoteIntRes_TRUNCATE() 5756 if (getTypeAction(InVT) == TargetLowering::TypeWidenVector) { in PromoteIntRes_EXTRACT_SUBVECTOR()
|
H A D | LegalizeFloatTypes.cpp | 2736 case TargetLowering::TypeWidenVector: { in PromoteFloatRes_EXTRACT_VECTOR_ELT()
|
H A D | SelectionDAGBuilder.cpp | 720 TargetLowering::TypeWidenVector) { in getCopyToPartsVector()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelLowering.h | 438 return TypeWidenVector; in getPreferredVectorAction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonSubtarget.cpp | 229 return Action == TargetLoweringBase::TypeWidenVector; in isTypeForHVX()
|
H A D | HexagonISelLoweringHVX.cpp | 417 if (Action == TargetLoweringBase::TypeWidenVector) { in initializeHVXLowering() 476 return TargetLoweringBase::TypeWidenVector; in getPreferredHvxVectorAction() 478 return TargetLoweringBase::TypeWidenVector; in getPreferredHvxVectorAction() 3660 if (Action == TargetLoweringBase::TypeWidenVector) in shouldWidenToHvx()
|
H A D | HexagonISelLowering.cpp | 2220 return TargetLoweringBase::TypeWidenVector; in getPreferredVectorAction() 2225 return TargetLoweringBase::TypeWidenVector; in getPreferredVectorAction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.h | 785 return TypeWidenVector; in getPreferredVectorAction()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | TargetLowering.h | 217 TypeWidenVector, // This vector should be widened into a larger vector. enumerator 507 return TypeWidenVector; in getPreferredVectorAction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
H A D | WebAssemblyISelLowering.cpp | 961 return TypeWidenVector; in getPreferredVectorAction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 2625 return TypeWidenVector; in getPreferredVectorAction() 24721 TargetLowering::TypeWidenVector && in LowerStore() 32589 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 32608 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 32650 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 32692 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 32717 if (getTypeAction(*DAG.getContext(), VT) != TypeWidenVector) in ReplaceNodeResults() 32824 assert(getTypeAction(*DAG.getContext(), InVT) == TypeWidenVector && in ReplaceNodeResults() 32966 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() 33017 assert(getTypeAction(*DAG.getContext(), VT) == TypeWidenVector && in ReplaceNodeResults() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIISelLowering.cpp | 1918 return VT.isPow2VectorType() ? TypeSplitVector : TypeWidenVector; in getPreferredVectorAction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 26426 return TypeWidenVector; in getPreferredVectorAction()
|