Home
last modified time | relevance | path

Searched refs:TargetOpcode (Results 1 – 25 of 276) sorted by relevance

12345678910>>...12

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DGenericMachineInstrs.h91 case TargetOpcode::G_LOAD: in classof()
92 case TargetOpcode::G_STORE: in classof()
93 case TargetOpcode::G_ZEXTLOAD: in classof()
94 case TargetOpcode::G_SEXTLOAD: in classof()
120 return MI->getOpcode() == TargetOpcode::G_INDEXED_LOAD; in classof()
128 return MI->getOpcode() == TargetOpcode::G_INDEXED_SEXTLOAD || in classof()
129 MI->getOpcode() == TargetOpcode::G_INDEXED_ZEXTLOAD; in classof()
138 case TargetOpcode::G_INDEXED_LOAD: in classof()
139 case TargetOpcode::G_INDEXED_ZEXTLOAD: in classof()
140 case TargetOpcode::G_INDEXED_SEXTLOAD: in classof()
[all …]
H A DMIPatternMatch.h435 return TmpMI->getOpcode() == TargetOpcode::G_IMPLICIT_DEF;
518 inline BinaryOp_match<LHS, RHS, TargetOpcode::G_ADD, true>
520 return BinaryOp_match<LHS, RHS, TargetOpcode::G_ADD, true>(L, R);
524 inline BinaryOp_match<LHS, RHS, TargetOpcode::G_BUILD_VECTOR, false>
526 return BinaryOp_match<LHS, RHS, TargetOpcode::G_BUILD_VECTOR, false>(L, R);
530 inline BinaryOp_match<LHS, RHS, TargetOpcode::G_BUILD_VECTOR_TRUNC, false>
532 return BinaryOp_match<LHS, RHS, TargetOpcode::G_BUILD_VECTOR_TRUNC, false>(L,
537 inline BinaryOp_match<LHS, RHS, TargetOpcode::G_PTR_ADD, false>
539 return BinaryOp_match<LHS, RHS, TargetOpcode::G_PTR_ADD, false>(L, R);
543 inline BinaryOp_match<LHS, RHS, TargetOpcode::G_SUB> m_GSub(const LHS &L,
[all …]
H A DMachineIRBuilder.h545 return buildInstr(TargetOpcode::G_PTRMASK, {Res}, {Op0, Op1}); in buildPtrMask()
606 return buildInstr(TargetOpcode::G_UADDO, {Res, CarryOut}, {Op0, Op1}); in buildUAddo()
612 return buildInstr(TargetOpcode::G_USUBO, {Res, CarryOut}, {Op0, Op1}); in buildUSubo()
618 return buildInstr(TargetOpcode::G_SADDO, {Res, CarryOut}, {Op0, Op1}); in buildSAddo()
624 return buildInstr(TargetOpcode::G_SSUBO, {Res, CarryOut}, {Op0, Op1}); in buildSSubo()
644 return buildInstr(TargetOpcode::G_UADDE, {Res, CarryOut}, in buildUAdde()
652 return buildInstr(TargetOpcode::G_USUBE, {Res, CarryOut}, in buildUSube()
660 return buildInstr(TargetOpcode::G_SADDE, {Res, CarryOut}, in buildSAdde()
668 return buildInstr(TargetOpcode::G_SSUBE, {Res, CarryOut}, in buildSSube()
704 return buildInstr(TargetOpcode::G_SEXT_INREG, {Res}, {Op, SrcOp(ImmOp)}); in buildSExtInReg()
[all …]
H A DLegalizationArtifactCombiner.h43 case TargetOpcode::G_TRUNC: in isArtifactCast()
44 case TargetOpcode::G_SEXT: in isArtifactCast()
45 case TargetOpcode::G_ZEXT: in isArtifactCast()
46 case TargetOpcode::G_ANYEXT: in isArtifactCast()
64 assert(MI.getOpcode() == TargetOpcode::G_ANYEXT); in tryCombineAnyExt()
99 if (SrcMI->getOpcode() == TargetOpcode::G_CONSTANT) { in tryCombineAnyExt()
101 if (isInstLegal({TargetOpcode::G_CONSTANT, {DstTy}})) { in tryCombineAnyExt()
123 assert(MI.getOpcode() == TargetOpcode::G_ZEXT); in tryCombineZExt()
136 if (isInstUnsupported({TargetOpcode::G_AND, {DstTy}}) || in tryCombineZExt()
179 if (SrcMI->getOpcode() == TargetOpcode::G_CONSTANT) { in tryCombineZExt()
[all …]
H A DUtils.h57 case TargetOpcode::G_VECREDUCE_SEQ_FADD: \
58 case TargetOpcode::G_VECREDUCE_SEQ_FMUL: \
59 case TargetOpcode::G_VECREDUCE_FADD: \
60 case TargetOpcode::G_VECREDUCE_FMUL: \
61 case TargetOpcode::G_VECREDUCE_FMAX: \
62 case TargetOpcode::G_VECREDUCE_FMIN: \
63 case TargetOpcode::G_VECREDUCE_FMAXIMUM: \
64 case TargetOpcode::G_VECREDUCE_FMINIMUM: \
65 case TargetOpcode::G_VECREDUCE_ADD: \
66 case TargetOpcode::G_VECREDUCE_MUL: \
[all …]
H A DIRTranslator.h453 return translateBinaryOp(TargetOpcode::G_ADD, U, MIRBuilder); in translateAdd()
456 return translateBinaryOp(TargetOpcode::G_SUB, U, MIRBuilder); in translateSub()
459 return translateBinaryOp(TargetOpcode::G_AND, U, MIRBuilder); in translateAnd()
462 return translateBinaryOp(TargetOpcode::G_MUL, U, MIRBuilder); in translateMul()
465 return translateBinaryOp(TargetOpcode::G_OR, U, MIRBuilder); in translateOr()
468 return translateBinaryOp(TargetOpcode::G_XOR, U, MIRBuilder); in translateXor()
472 return translateBinaryOp(TargetOpcode::G_UDIV, U, MIRBuilder); in translateUDiv()
475 return translateBinaryOp(TargetOpcode::G_SDIV, U, MIRBuilder); in translateSDiv()
478 return translateBinaryOp(TargetOpcode::G_UREM, U, MIRBuilder); in translateURem()
481 return translateBinaryOp(TargetOpcode::G_SREM, U, MIRBuilder); in translateSRem()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DUtils.cpp80 TII.get(TargetOpcode::COPY), ConstrainedReg) in constrainOperandRegClass()
85 TII.get(TargetOpcode::COPY), Reg) in constrainOperandRegClass()
281 case TargetOpcode::G_SMIN: in getInverseGMinMaxOpcode()
282 return TargetOpcode::G_SMAX; in getInverseGMinMaxOpcode()
283 case TargetOpcode::G_SMAX: in getInverseGMinMaxOpcode()
284 return TargetOpcode::G_SMIN; in getInverseGMinMaxOpcode()
285 case TargetOpcode::G_UMIN: in getInverseGMinMaxOpcode()
286 return TargetOpcode::G_UMAX; in getInverseGMinMaxOpcode()
287 case TargetOpcode::G_UMAX: in getInverseGMinMaxOpcode()
288 return TargetOpcode::G_UMIN; in getInverseGMinMaxOpcode()
[all …]
H A DGISelValueTracking.cpp58 case TargetOpcode::COPY: in computeKnownAlignment()
60 case TargetOpcode::G_ASSERT_ALIGN: { in computeKnownAlignment()
64 case TargetOpcode::G_FRAME_INDEX: { in computeKnownAlignment()
68 case TargetOpcode::G_INTRINSIC: in computeKnownAlignment()
69 case TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS: in computeKnownAlignment()
70 case TargetOpcode::G_INTRINSIC_CONVERGENT: in computeKnownAlignment()
71 case TargetOpcode::G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS: in computeKnownAlignment()
221 case TargetOpcode::G_BUILD_VECTOR: { in computeKnownBitsImpl()
240 case TargetOpcode::G_SPLAT_VECTOR: { in computeKnownBitsImpl()
248 case TargetOpcode::COPY: in computeKnownBitsImpl()
[all …]
H A DCSEMIRBuilder.cpp186 case TargetOpcode::G_ICMP: { in buildInstr()
202 case TargetOpcode::G_ADD: in buildInstr()
203 case TargetOpcode::G_PTR_ADD: in buildInstr()
204 case TargetOpcode::G_AND: in buildInstr()
205 case TargetOpcode::G_ASHR: in buildInstr()
206 case TargetOpcode::G_LSHR: in buildInstr()
207 case TargetOpcode::G_MUL: in buildInstr()
208 case TargetOpcode::G_OR: in buildInstr()
209 case TargetOpcode::G_SHL: in buildInstr()
210 case TargetOpcode::G_SUB: in buildInstr()
[all …]
H A DCSEInfo.cpp41 case TargetOpcode::G_ADD: in shouldCSEOpc()
42 case TargetOpcode::G_AND: in shouldCSEOpc()
43 case TargetOpcode::G_ASHR: in shouldCSEOpc()
44 case TargetOpcode::G_LSHR: in shouldCSEOpc()
45 case TargetOpcode::G_MUL: in shouldCSEOpc()
46 case TargetOpcode::G_OR: in shouldCSEOpc()
47 case TargetOpcode::G_SHL: in shouldCSEOpc()
48 case TargetOpcode::G_SUB: in shouldCSEOpc()
49 case TargetOpcode::G_XOR: in shouldCSEOpc()
50 case TargetOpcode::G_UDIV: in shouldCSEOpc()
[all …]
H A DMachineIRBuilder.cpp60 getTII().get(TargetOpcode::DBG_VALUE), in buildDirectDbgValue()
73 getTII().get(TargetOpcode::DBG_VALUE), in buildIndirectDbgValue()
85 return insertInstr(buildInstrNoInsert(TargetOpcode::DBG_VALUE) in buildFIDbgValue()
100 auto MIB = buildInstrNoInsert(TargetOpcode::DBG_VALUE); in buildConstDbgValue()
131 auto MIB = buildInstr(TargetOpcode::DBG_LABEL); in buildDbgLabel()
140 auto MIB = buildInstr(TargetOpcode::G_DYN_STACKALLOC); in buildDynStackAlloc()
150 auto MIB = buildInstr(TargetOpcode::G_FRAME_INDEX); in buildFrameIndex()
163 auto MIB = buildInstr(TargetOpcode::G_GLOBAL_VALUE); in buildGlobalValue()
172 auto MIB = buildInstr(TargetOpcode::G_CONSTANT_POOL); in buildConstantPool()
180 return buildInstr(TargetOpcode::G_JUMP_TABLE, {PtrTy}, {}) in buildJumpTable()
[all …]
H A DLegalizerHelper.cpp227 assert(MI.getOpcode() == TargetOpcode::G_UNMERGE_VALUES); in getUnmergeResults()
272 if (PadStrategy == TargetOpcode::G_ZEXT) in buildLCMMergePieces()
274 else if (PadStrategy == TargetOpcode::G_ANYEXT) in buildLCMMergePieces()
277 assert(PadStrategy == TargetOpcode::G_SEXT); in buildLCMMergePieces()
319 if (PadStrategy == TargetOpcode::G_ANYEXT) in buildLCMMergePieces()
321 else if (PadStrategy == TargetOpcode::G_ZEXT) in buildLCMMergePieces()
414 case TargetOpcode::G_LROUND: in getRTLibDesc()
416 case TargetOpcode::G_LLROUND: in getRTLibDesc()
418 case TargetOpcode::G_MUL: in getRTLibDesc()
420 case TargetOpcode::G_SDIV: in getRTLibDesc()
[all …]
H A DCombinerHelper.cpp172 return isLegalOrBeforeLegalizer({TargetOpcode::G_CONSTANT, {Ty}}); in isConstantLegalOrBeforeLegalizer()
177 return isLegal({TargetOpcode::G_BUILD_VECTOR, {Ty, EltTy}}) && in isConstantLegalOrBeforeLegalizer()
178 isLegal({TargetOpcode::G_CONSTANT, {EltTy}}); in isConstantLegalOrBeforeLegalizer()
231 if (MI.getOpcode() != TargetOpcode::COPY) in matchCombineCopy()
316 assert(MI.getOpcode() == TargetOpcode::G_CONCAT_VECTORS && in matchCombineConcatVectors()
331 case TargetOpcode::G_BUILD_VECTOR: in matchCombineConcatVectors()
338 case TargetOpcode::G_IMPLICIT_DEF: { in matchCombineConcatVectors()
363 {TargetOpcode::G_BUILD_VECTOR, {DstTy, MRI.getType(Ops[0])}})) { in matchCombineConcatVectors()
395 assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR && in matchCombineShuffleToBuildVector()
465 {TargetOpcode::G_IMPLICIT_DEF, {ConcatSrcTy}})) in matchCombineShuffleConcat()
[all …]
H A DIRTranslator.cpp347 return translateUnaryOp(TargetOpcode::G_FNEG, U, MIRBuilder); in translateFNeg()
1563 return translateCast(TargetOpcode::G_CONSTANT_FOLD_BARRIER, U, in translateBitCast()
1568 return translateCast(TargetOpcode::G_BITCAST, U, MIRBuilder); in translateBitCast()
1746 if (Opcode != TargetOpcode::G_MEMCPY_INLINE) { in translateMemFunc()
1776 if (Opcode != TargetOpcode::G_MEMSET) in translateMemFunc()
1789 if (Opcode == TargetOpcode::G_UBSANTRAP) { in translateTrap()
1799 if (Opcode == TargetOpcode::G_UBSANTRAP) in translateTrap()
1849 MIRBuilder.buildInstr(TargetOpcode::LOAD_STACK_GUARD, {DstReg}, {}); in getStackGuard()
1891 return TargetOpcode::G_FACOS; in getSimpleIntrinsicOpcode()
1893 return TargetOpcode::G_FASIN; in getSimpleIntrinsicOpcode()
[all …]
H A DLegacyLegalizerInfo.cpp71 setScalarAction(TargetOpcode::G_ANYEXT, 1, {{1, Legal}}); in LegacyLegalizerInfo()
72 setScalarAction(TargetOpcode::G_ZEXT, 1, {{1, Legal}}); in LegacyLegalizerInfo()
73 setScalarAction(TargetOpcode::G_SEXT, 1, {{1, Legal}}); in LegacyLegalizerInfo()
74 setScalarAction(TargetOpcode::G_TRUNC, 0, {{1, Legal}}); in LegacyLegalizerInfo()
75 setScalarAction(TargetOpcode::G_TRUNC, 1, {{1, Legal}}); in LegacyLegalizerInfo()
77 setScalarAction(TargetOpcode::G_INTRINSIC, 0, {{1, Legal}}); in LegacyLegalizerInfo()
78 setScalarAction(TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS, 0, {{1, Legal}}); in LegacyLegalizerInfo()
79 setScalarAction(TargetOpcode::G_INTRINSIC_CONVERGENT, 0, {{1, Legal}}); in LegacyLegalizerInfo()
80 setScalarAction(TargetOpcode::G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS, 0, in LegacyLegalizerInfo()
84 TargetOpcode::G_IMPLICIT_DEF, 0, narrowToSmallerAndUnsupportedIfTooSmall); in LegacyLegalizerInfo()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/
H A DRISCVRegisterBankInfo.cpp142 if (MI.getOpcode() != TargetOpcode::COPY) in hasFPConstraints()
155 case TargetOpcode::G_FPTOSI: in onlyUsesFP()
156 case TargetOpcode::G_FPTOUI: in onlyUsesFP()
157 case TargetOpcode::G_FCMP: in onlyUsesFP()
170 case TargetOpcode::G_SITOFP: in onlyDefinesFP()
171 case TargetOpcode::G_UITOFP: in onlyDefinesFP()
211 if (!isPreISelGenericOpcode(Opc) || Opc == TargetOpcode::G_PHI) { in getInstrMapping()
231 case TargetOpcode::G_ADD: in getInstrMapping()
232 case TargetOpcode::G_SUB: in getInstrMapping()
233 case TargetOpcode::G_SHL: in getInstrMapping()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/
H A DX86RegisterBankInfo.cpp73 if (Op == TargetOpcode::G_INTRINSIC && isFPIntrinsic(MRI, MI)) in hasFPConstraints()
82 if (Op != TargetOpcode::COPY && !MI.isPHI() && in hasFPConstraints()
111 case TargetOpcode::G_FPTOSI: in onlyUsesFP()
112 case TargetOpcode::G_FPTOUI: in onlyUsesFP()
113 case TargetOpcode::G_FCMP: in onlyUsesFP()
115 case TargetOpcode::G_LROUND: in onlyUsesFP()
116 case TargetOpcode::G_LLROUND: in onlyUsesFP()
117 case TargetOpcode::G_INTRINSIC_TRUNC: in onlyUsesFP()
118 case TargetOpcode::G_INTRINSIC_ROUND: in onlyUsesFP()
131 case TargetOpcode::G_SITOFP: in onlyDefinesFP()
[all …]
H A DX86InstructionSelector.cpp305 TII.get(TargetOpcode::SUBREG_TO_REG)) in selectCopy()
370 if (Opcode == TargetOpcode::LOAD_STACK_GUARD) in select()
394 case TargetOpcode::G_STORE: in select()
395 case TargetOpcode::G_LOAD: in select()
397 case TargetOpcode::G_PTR_ADD: in select()
398 case TargetOpcode::G_FRAME_INDEX: in select()
400 case TargetOpcode::G_GLOBAL_VALUE: in select()
402 case TargetOpcode::G_CONSTANT: in select()
404 case TargetOpcode::G_FCONSTANT: in select()
406 case TargetOpcode::G_PTRTOINT: in select()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/
H A DPPCRegisterBankInfo.cpp56 if (!isPreISelGenericOpcode(Opc) || Opc == TargetOpcode::G_PHI) { in getInstrMapping()
75 case TargetOpcode::G_ADD: in getInstrMapping()
76 case TargetOpcode::G_SUB: in getInstrMapping()
78 case TargetOpcode::G_AND: in getInstrMapping()
79 case TargetOpcode::G_OR: in getInstrMapping()
80 case TargetOpcode::G_XOR: in getInstrMapping()
82 case TargetOpcode::G_SEXT: in getInstrMapping()
83 case TargetOpcode::G_ZEXT: in getInstrMapping()
84 case TargetOpcode::G_ANYEXT: { in getInstrMapping()
99 case TargetOpcode::G_FADD: in getInstrMapping()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64RegisterBankInfo.cpp261 case TargetOpcode::G_OR: { in getInstrAlternativeMappings()
284 case TargetOpcode::G_BITCAST: { in getInstrAlternativeMappings()
324 case TargetOpcode::G_LOAD: { in getInstrAlternativeMappings()
366 case TargetOpcode::G_OR: in applyMappingImpl()
367 case TargetOpcode::G_BITCAST: in applyMappingImpl()
368 case TargetOpcode::G_LOAD: in applyMappingImpl()
374 case TargetOpcode::G_INSERT_VECTOR_ELT: { in applyMappingImpl()
390 if (ConstMI->getOpcode() == TargetOpcode::G_CONSTANT) { in applyMappingImpl()
512 if (Op == TargetOpcode::G_INTRINSIC && isFPIntrinsic(MRI, MI)) in hasFPConstraints()
521 if (Op != TargetOpcode::COPY && !MI.isPHI() && in hasFPConstraints()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86RegisterBankInfo.cpp
H A DX86InstructionSelector.cpp
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsRegisterBankInfo.cpp82 case TargetOpcode::G_FPTOSI: in isFloatingPointOpcodeUse()
83 case TargetOpcode::G_FPTOUI: in isFloatingPointOpcodeUse()
84 case TargetOpcode::G_FCMP: in isFloatingPointOpcodeUse()
95 case TargetOpcode::G_SITOFP: in isFloatingPointOpcodeDef()
96 case TargetOpcode::G_UITOFP: in isFloatingPointOpcodeDef()
104 if (MI->getOpcode() == TargetOpcode::G_LOAD || in isGprbTwoInstrUnalignedLoadOrStore()
105 MI->getOpcode() == TargetOpcode::G_STORE) { in isGprbTwoInstrUnalignedLoadOrStore()
118 case TargetOpcode::G_LOAD: in isAmbiguous()
119 case TargetOpcode::G_STORE: in isAmbiguous()
120 case TargetOpcode::G_PHI: in isAmbiguous()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DCodeGenCommonISel.cpp67 case TargetOpcode::G_TRUNC: in MIIsInTerminatorSequence()
68 case TargetOpcode::G_ZEXT: in MIIsInTerminatorSequence()
69 case TargetOpcode::G_ANYEXT: in MIIsInTerminatorSequence()
70 case TargetOpcode::G_SEXT: in MIIsInTerminatorSequence()
71 case TargetOpcode::G_MERGE_VALUES: in MIIsInTerminatorSequence()
72 case TargetOpcode::G_UNMERGE_VALUES: in MIIsInTerminatorSequence()
73 case TargetOpcode::G_CONCAT_VECTORS: in MIIsInTerminatorSequence()
74 case TargetOpcode::G_BUILD_VECTOR: in MIIsInTerminatorSequence()
75 case TargetOpcode::G_EXTRACT: in MIIsInTerminatorSequence()
220 assert(Copy.getOpcode() == TargetOpcode::COPY && "Must be a COPY"); in getSalvageOpsForCopy()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetOpcodes.h20 namespace TargetOpcode {
31 return Opcode >= TargetOpcode::PRE_ISEL_GENERIC_OPCODE_START && in isPreISelGenericOpcode()
32 Opcode <= TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END; in isPreISelGenericOpcode()
37 return Opcode > TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END; in isTargetSpecificOpcode()
43 return Opcode >= TargetOpcode::PRE_ISEL_GENERIC_OPTIMIZATION_HINT_START && in isPreISelGenericOptimizationHint()
44 Opcode <= TargetOpcode::PRE_ISEL_GENERIC_OPTIMIZATION_HINT_END; in isPreISelGenericOptimizationHint()

12345678910>>...12