/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUPromoteAlloca.cpp | 523 Value *SubVec = PoisonValue::get(SubVecTy); in promoteAllocaUserToVector() local 527 SubVec = Builder.CreateInsertElement( in promoteAllocaUserToVector() 528 SubVec, Builder.CreateExtractElement(CurVal, CurIdx), K); in promoteAllocaUserToVector() 532 SubVec = CreateTempPtrIntCast(SubVec, AccessTy); in promoteAllocaUserToVector() 534 SubVec = CreateTempPtrIntCast(SubVec, SubVecTy); in promoteAllocaUserToVector() 536 SubVec = Builder.CreateBitOrPointerCast(SubVec, AccessTy); in promoteAllocaUserToVector() 537 Inst->replaceAllUsesWith(SubVec); in promoteAllocaUserToVector()
|
H A D | SIISelLowering.cpp | 7410 SDValue SubVec = DAG.getNode(ISD::EXTRACT_SUBVECTOR, SL, in lowerVECTOR_SHUFFLE() local 7413 Pieces.push_back(SubVec); in lowerVECTOR_SHUFFLE()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 5065 SDValue SubVec = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, M1VT, SrcVec, in lowerShuffleViaVRegSplitting() local 5067 SubVec = convertFromScalableVector(OneRegVT, SubVec, DAG, Subtarget); in lowerShuffleViaVRegSplitting() 5068 SubVec = DAG.getVectorShuffle(OneRegVT, DL, SubVec, SubVec, SrcSubMask); in lowerShuffleViaVRegSplitting() 5069 SubVec = convertToScalableVector(M1VT, SubVec, DAG, Subtarget); in lowerShuffleViaVRegSplitting() 5071 Vec = DAG.getNode(ISD::INSERT_SUBVECTOR, DL, ContainerVT, Vec, SubVec, in lowerShuffleViaVRegSplitting() 6695 SDValue SubVec = convertFromScalableVector(VT, Src, DAG, Subtarget); in LowerOperation() local 6696 return DAG.getMergeValues({SubVec, Src.getValue(1)}, DL); in LowerOperation() 6896 SDValue SubVec = OpIdx.value(); in LowerOperation() local 6898 if (SubVec.isUndef()) in LowerOperation() 6901 DAG.getNode(ISD::INSERT_SUBVECTOR, DL, VT, Vec, SubVec, in LowerOperation() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeVectorTypes.cpp | 1592 SDValue SubVec = N->getOperand(1); in SplitVecRes_INSERT_SUBVECTOR() local 1599 EVT SubVecVT = SubVec.getValueType(); in SplitVecRes_INSERT_SUBVECTOR() 1609 Lo = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, LoVT, Lo, SubVec, Idx); in SplitVecRes_INSERT_SUBVECTOR() 1617 Hi = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, Hi.getValueType(), Hi, SubVec, in SplitVecRes_INSERT_SUBVECTOR() 1638 Store = DAG.getStore(Store, dl, SubVec, SubVecPtr, in SplitVecRes_INSERT_SUBVECTOR() 3459 SDValue SubVec = N->getOperand(1); in SplitVecOp_INSERT_SUBVECTOR() local 3464 GetSplitVector(SubVec, Lo, Hi); in SplitVecOp_INSERT_SUBVECTOR() 6788 SDValue SubVec = N->getOperand(1); in WidenVecOp_INSERT_SUBVECTOR() local 6791 if (getTypeAction(SubVec.getValueType()) == TargetLowering::TypeWidenVector) in WidenVecOp_INSERT_SUBVECTOR() 6792 SubVec = GetWidenedVector(SubVec); in WidenVecOp_INSERT_SUBVECTOR() [all …]
|
H A D | LegalizeIntegerTypes.cpp | 5812 SDValue SubVec = N->getOperand(1); in PromoteIntRes_INSERT_SUBVECTOR() local 5815 EVT SubVecVT = SubVec.getValueType(); in PromoteIntRes_INSERT_SUBVECTOR() 5821 SubVec = DAG.getNode(ISD::ANY_EXTEND, dl, NSubVT, SubVec); in PromoteIntRes_INSERT_SUBVECTOR() 5823 return DAG.getNode(ISD::INSERT_SUBVECTOR, dl, NOutVT, Vec, SubVec, Idx); in PromoteIntRes_INSERT_SUBVECTOR()
|
H A D | DAGCombiner.cpp | 21931 SDValue SubVec = InsertVal.getOperand(0); in combineInsertEltToShuffle() local 21933 EVT SubVecVT = SubVec.getValueType(); in combineInsertEltToShuffle() 21966 ConcatOps[0] = SubVec; in combineInsertEltToShuffle() 25972 for (int SubVec = 0; SubVec != NumSubVecs; ++SubVec) { in visitVECTOR_SHUFFLE() local 25980 NumElts + (SubVec * NumSubElts)); in visitVECTOR_SHUFFLE() 25995 RHS.getOperand(SubVec), in visitVECTOR_SHUFFLE()
|
H A D | SelectionDAGBuilder.cpp | 8071 SDValue SubVec = getValue(I.getOperand(1)); in visitIntrinsicCall() local 8081 setValue(&I, DAG.getNode(ISD::INSERT_SUBVECTOR, sdl, ResultVT, Vec, SubVec, in visitIntrinsicCall()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 4330 SDValue SubVec = Op.getOperand(1); in insert1BitVector() local 4335 if (SubVec.isUndef()) in insert1BitVector() 4354 SubVec, Idx); in insert1BitVector() 4358 MVT SubVecVT = SubVec.getSimpleValueType(); in insert1BitVector() 4374 SubVec = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, WideOpVT, in insert1BitVector() 4376 SubVec, ZeroIdx); in insert1BitVector() 4377 Op = DAG.getNode(ISD::OR, dl, WideOpVT, Vec, SubVec); in insert1BitVector() 4381 SubVec = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, WideOpVT, in insert1BitVector() 4382 Undef, SubVec, ZeroIdx); in insert1BitVector() 4386 SubVec = DAG.getNode(X86ISD::KSHIFTL, dl, WideOpVT, SubVec, in insert1BitVector() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 9274 SDValue SubVec = DAG.getNode(ISD::UNDEF, dl, SubVT); in LowerEXTRACT_SUBVECTOR() local 9278 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR() 9280 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR() 9283 SDValue Cmp = DAG.getNode(ARMISD::VCMPZ, dl, MVT::v4i1, SubVec, in LowerEXTRACT_SUBVECTOR() 9289 SDValue SubVec = DAG.getNode(ISD::UNDEF, dl, SubVT); in LowerEXTRACT_SUBVECTOR() local 9293 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR() 9299 return DAG.getNode(ARMISD::VCMPZ, dl, VT, SubVec, in LowerEXTRACT_SUBVECTOR() 15652 SDValue SubVec = N->getOperand(1); in PerformInsertSubvectorCombine() local 15655 EVT SubVT = SubVec.getValueType(); in PerformInsertSubvectorCombine() 15679 Lo = SubVec; in PerformInsertSubvectorCombine() [all …]
|
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | IRBuilder.h | 1050 CallInst *CreateInsertVector(Type *DstType, Value *SrcVec, Value *SubVec, 1053 {DstType, SubVec->getType()}, {SrcVec, SubVec, Idx},
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineCalls.cpp | 3205 Value *SubVec = II->getArgOperand(1); in visitCallInst() local 3209 auto *SubVecTy = dyn_cast<FixedVectorType>(SubVec->getType()); in visitCallInst() 3221 return replaceInstUsesWith(CI, SubVec); in visitCallInst() 3234 Value *WidenShuffle = Builder.CreateShuffleVector(SubVec, WidenMask); in visitCallInst()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.cpp | 16820 Value *SubVec = Builder.CreateExtractValue(LdN, Index); in lowerInterleavedLoad() local 16823 SubVec = Builder.CreateExtractVector( in lowerInterleavedLoad() 16824 FVTy, SubVec, in lowerInterleavedLoad() 16829 SubVec = Builder.CreateIntToPtr( in lowerInterleavedLoad() 16830 SubVec, FixedVectorType::get(SVI->getType()->getElementType(), in lowerInterleavedLoad() 16833 SubVecs[SVI].push_back(SubVec); in lowerInterleavedLoad() 16842 auto &SubVec = SubVecs[SVI]; in lowerInterleavedLoad() local 16844 SubVec.size() > 1 ? concatenateVectors(Builder, SubVec) : SubVec[0]; in lowerInterleavedLoad() 19556 SDValue SubVec = N->getOperand(1); in performInsertSubvectorCombine() local 19559 EVT SubVT = SubVec.getValueType(); in performInsertSubvectorCombine() [all …]
|
H A D | AArch64TargetTransformInfo.cpp | 1796 auto *SubVec = IC.Builder.CreateInsertVector( in instCombineSVEUzp1() local 1799 RetTy, SubVec, B, IC.Builder.getInt64(TyA->getMinNumElements())); in instCombineSVEUzp1()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
H A D | SLPVectorizer.cpp | 11955 Value *SubVec; in adjustExtracts() local 11957 SubVec = createShuffle(Bases.front(), Bases.back(), SubMask); in adjustExtracts() 11960 SubVec = Bases.front(); in adjustExtracts() 11963 Vec = SubVec; in adjustExtracts() 11979 if (Vec->getType() != SubVec->getType()) { in adjustExtracts() 11981 cast<FixedVectorType>(SubVec->getType())->getNumElements(); in adjustExtracts() 11989 Vec = createShuffle(Vec, SubVec, VecMask); in adjustExtracts()
|
/freebsd/contrib/llvm-project/llvm/lib/IR/ |
H A D | Verifier.cpp | 6108 Value *SubVec = Call.getArgOperand(1); in visitIntrinsicCall() local 6113 VectorType *SubVecTy = cast<VectorType>(SubVec->getType()); in visitIntrinsicCall()
|
/freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
H A D | InstructionSimplify.cpp | 6873 Value *SubVec = Args[1]; in simplifyIntrinsic() local 6881 if (match(SubVec, in simplifyIntrinsic()
|