Home
last modified time | relevance | path

Searched refs:SplitScalar (Results 1 – 16 of 16) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeTypes.cpp988 std::tie(Lo, Hi) = DAG.SplitScalar(Pair, dl, NVT, NVT); in GetPairElements()
H A DTargetLowering.cpp7815 std::tie(LL, LH) = DAG.SplitScalar(N->getOperand(0), dl, HiLoVT, HiLoVT); in expandDIVREMByConstant()
7887 std::tie(QuotL, QuotH) = DAG.SplitScalar(Quotient, dl, HiLoVT, HiLoVT); in expandDIVREMByConstant()
H A DSelectionDAG.cpp12591 std::pair<SDValue, SDValue> SelectionDAG::SplitScalar(const SDValue &N, in SplitScalar() function in SelectionDAG
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp2036 std::tie(LHS_Lo, LHS_Hi) = DAG.SplitScalar(LHS, DL, HalfVT, HalfVT); in LowerUDIVREM64()
2040 std::tie(RHS_Lo, RHS_Hi) = DAG.SplitScalar(RHS, DL, HalfVT, HalfVT); in LowerUDIVREM64()
2100 DAG.SplitScalar(Mulhi1, DL, HalfVT, HalfVT); in LowerUDIVREM64()
2113 DAG.SplitScalar(Mulhi2, DL, HalfVT, HalfVT); in LowerUDIVREM64()
2126 std::tie(Mul3_Lo, Mul3_Hi) = DAG.SplitScalar(Mul3, DL, HalfVT, HalfVT); in LowerUDIVREM64()
H A DSIISelLowering.cpp10071 auto [LowHalf, HighHalf] = DAG.SplitScalar(Pointer, Loc, MVT::i32, MVT::i32); in lowerPointerAsRsrcIntrin()
13756 std::tie(AccumLo, AccumHi) = DAG.SplitScalar(Accum, SL, MVT::i32, MVT::i32); in tryFoldToMad64_32()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp1241 DAG.SplitScalar(Op.getOperand(0), DL, MVT::i32, MVT::i32); in lowerBITCAST()
1286 std::tie(InLo, InHi) = DAG.SplitScalar(In, DL, MVT::i32, MVT::i32); in initAccumulator()
H A DMipsISelLowering.cpp1049 CurDAG.SplitScalar(AddOperand, DL, MVT::i32, MVT::i32); in performMADD_MSUBCombine()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAG.h2257 std::pair<SDValue, SDValue> SplitScalar(const SDValue &N, const SDLoc &DL,
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLoweringCall.cpp727 std::tie(Lo, Hi) = DAG.SplitScalar(Arg, DL, MVT::i32, MVT::i32); in Passv64i1ArgInRegs()
H A DX86ISelLowering.cpp22326 auto SplitLHS = DAG.SplitScalar(DAG.getBitcast(IntVT, MaskBits(LHS)), DL, in LowerVectorAllEqual()
22328 auto SplitRHS = DAG.SplitScalar(DAG.getBitcast(IntVT, MaskBits(RHS)), DL, in LowerVectorAllEqual()
25346 std::tie(Lo, Hi) = DAG.SplitScalar(Mask, dl, MVT::i32, MVT::i32); in getMaskNode()
31153 std::tie(Lo, Hi) = DAG.SplitScalar(Src, dl, MVT::i32, MVT::i32); in LowerBITCAST()
33373 DAG.SplitScalar(N->getOperand(2), dl, HalfT, HalfT); in ReplaceNodeResults()
33381 DAG.SplitScalar(N->getOperand(3), dl, HalfT, HalfT); in ReplaceNodeResults()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp3462 std::tie(Lo, Hi) = DAG.SplitScalar(WriteValue, DL, MVT::i32, MVT::i32); in LowerWRITE_REGISTER()
4152 std::tie(Lo, Hi) = DAG.SplitScalar(Operand, dl, VTy, VTy); in LowerINTRINSIC_WO_CHAIN()
6281 std::tie(Lo, Hi) = DAG.SplitScalar(Op, dl, MVT::i32, MVT::i32); in ExpandBITCAST()
6747 DAG.SplitScalar(N->getOperand(0), dl, MVT::i32, MVT::i32); in Expand64BitShift()
6766 std::tie(Lo, Hi) = DAG.SplitScalar(N->getOperand(0), dl, MVT::i32, MVT::i32); in Expand64BitShift()
10101 std::tie(Lo, Hi) = DAG.SplitScalar(Op, DL, MVT::i32, MVT::i32); in WinDBZCheckDenominator()
10472 auto [VLo, VHi] = DAG.SplitScalar(V, dl, MVT::i32, MVT::i32); in createGPRPairNode()
10713 std::tie(Lo, Hi) = DAG.SplitScalar(N->getOperand(3), dl, MVT::i32, MVT::i32); in ReplaceLongIntrinsic()
13753 std::tie(Ops[0], Ops[1]) = DAG.SplitScalar(NA, dl, MVT::i32, MVT::i32); in PerformADDVecReduce()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp3194 std::tie(BottomHalf, TopHalf) = DAG.SplitScalar(MulResult, dl, VT, VT); in LowerUMULO_SMULO()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp6523 auto StoreValue = DAG.SplitScalar(Value, DL, MVT::i64, MVT::i64); in LowerStore128()
7073 DAG.SplitScalar(Op.getOperand(2), DL, MVT::i64, MVT::i64); in LowerOperation()
25950 auto [VLo, VHi] = DAG.SplitScalar(V, dl, MVT::i64, MVT::i64); in createGPRPairNode()
26036 auto Desired = DAG.SplitScalar(N->getOperand(2), DL, MVT::i64, MVT::i64); in ReplaceCMP_SWAP_128Results()
26037 auto New = DAG.SplitScalar(N->getOperand(3), DL, MVT::i64, MVT::i64); in ReplaceCMP_SWAP_128Results()
26148 DAG.SplitScalar(Val128, SDLoc(Val128), MVT::i64, MVT::i64); in ReplaceATOMIC_LOAD_128Results()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp1549 std::tie(Lo, Hi) = DAG.SplitScalar(In, DL, MVT::i64, MVT::i64); in lowerI128ToGR128()
6259 std::tie(Lo, Hi) = DAG.SplitScalar(Src, SL, MVT::i64, MVT::i64); in expandBitCastI128ToF128()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp4299 std::tie(Lo, Hi) = DAG.SplitScalar(Scalar, DL, MVT::i32, MVT::i32); in splatSplitI64WithVL()
6324 std::tie(Lo, Hi) = DAG.SplitScalar(Op0, DL, MVT::i32, MVT::i32); in LowerOperation()
8547 std::tie(ValLo, ValHi) = DAG.SplitScalar(Val, DL, MVT::i32, MVT::i32); in lowerINSERT_VECTOR_ELT()
8844 DAG.SplitScalar(ScalarOp, DL, MVT::i32, MVT::i32); in lowerVectorIntrinsicScalars()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp8453 std::tie(Lo, Hi) = DAG.SplitScalar(Src, dl, MVT::f64, MVT::f64); in LowerFP_TO_INT()