| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMAddressingModes.h | 98 inline unsigned getSORegOpc(ShiftOpc ShOp, unsigned Imm) { in getSORegOpc() argument
99 return ShOp | (Imm << 3); in getSORegOpc()
|
| H A D | ARMMCCodeEmitter.cpp | 1280 ARM_AM::ShiftOpc ShOp = ARM_AM::getAM2ShiftOpc(MO2.getImm());
1281 unsigned SBits = getShiftOp(ShOp); in getLdStSORegOpValue()
1318 ARM_AM::ShiftOpc ShOp = ARM_AM::getAM2ShiftOpc(Imm); in getAddrMode2OffsetOpValue()
1320 Binary |= getShiftOp(ShOp) << 5; // Shift type is bits [6:5] in getAddrMode2OffsetOpValue()
1291 ARM_AM::ShiftOpc ShOp = ARM_AM::getAM2ShiftOpc(MO2.getImm()); getLdStSORegOpValue() local
1329 ARM_AM::ShiftOpc ShOp = ARM_AM::getAM2ShiftOpc(Imm); getAddrMode2OffsetOpValue() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMInstrNEON.td | 2660 ValueType Ty, SDNode ShOp>
2665 (Ty (ShOp (Ty DPR:$Vn),
2672 string OpcodeStr, string Dt, ValueType Ty, SDNode ShOp>
2677 (Ty (ShOp (Ty DPR:$Vn),
2708 ValueType ResTy, ValueType OpTy, SDNode ShOp>
2713 (ResTy (ShOp (ResTy QPR:$Vn),
2721 ValueType ResTy, ValueType OpTy, SDNode ShOp>
2726 (ResTy (ShOp (ResTy QPR:$Vn),
2874 ValueType Ty, SDPatternOperator MulOp, SDPatternOperator ShOp>
2881 (Ty (ShOp (Ty DPR:$src1),
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 2515 CreateShiftExtend(AArch64_AM::ShiftExtendType ShOp, unsigned Val, in CreateShiftExtend() argument
2518 Op->ShiftExtend.Type = ShOp; in CreateShiftExtend()
3589 AArch64_AM::ShiftExtendType ShOp = in tryParseOptionalShiftExtend() local
3606 if (ShOp == AArch64_AM::InvalidShiftExtend) in tryParseOptionalShiftExtend()
3615 if (ShOp == AArch64_AM::LSL || ShOp == AArch64_AM::LSR || in tryParseOptionalShiftExtend()
3616 ShOp == AArch64_AM::ASR || ShOp == AArch64_AM::ROR || in tryParseOptionalShiftExtend()
3617 ShOp == AArch64_AM::MSL) { in tryParseOptionalShiftExtend()
3625 AArch64Operand::CreateShiftExtend(ShOp, 0, false, S, E, getContext())); in tryParseOptionalShiftExtend()
3646 ShOp, MCE->getValue(), true, S, E, getContext())); in tryParseOptionalShiftExtend()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/ |
| H A D | ARMDisassembler.cpp | 2159 ARM_AM::ShiftOpc ShOp = ARM_AM::lsl; in DecodeSORegMemOperand() local
2162 ShOp = ARM_AM::lsl; in DecodeSORegMemOperand()
2165 ShOp = ARM_AM::lsr; in DecodeSORegMemOperand()
2168 ShOp = ARM_AM::asr; in DecodeSORegMemOperand()
2171 ShOp = ARM_AM::ror; in DecodeSORegMemOperand()
2175 if (ShOp == ARM_AM::ror && imm == 0) in DecodeSORegMemOperand()
2176 ShOp = ARM_AM::rrx; in DecodeSORegMemOperand()
2184 shift = ARM_AM::getAM2Opc(ARM_AM::add, imm, ShOp); in DecodeSORegMemOperand()
2186 shift = ARM_AM::getAM2Opc(ARM_AM::sub, imm, ShOp); in DecodeSORegMemOperand()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 1479 Value *ShOp; in foldICmpTruncConstant() local
1483 match(X, m_Shr(m_Value(ShOp), m_APInt(ShAmtC))) && in foldICmpTruncConstant()
1485 return TrueIfSigned ? new ICmpInst(ICmpInst::ICMP_SLT, ShOp, in foldICmpTruncConstant()
1487 : new ICmpInst(ICmpInst::ICMP_SGT, ShOp, in foldICmpTruncConstant()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 5912 SDValue ShOp = N0.getOperand(1); in hoistLogicOpWithSameOpcodeHands() local
5913 if (LogicOpcode == ISD::XOR && !ShOp.isUndef()) in hoistLogicOpWithSameOpcodeHands()
5914 ShOp = tryFoldToZero(DL, TLI, VT, DAG, LegalOperations); in hoistLogicOpWithSameOpcodeHands()
5917 if (N0.getOperand(1) == N1.getOperand(1) && ShOp.getNode()) { in hoistLogicOpWithSameOpcodeHands()
5920 return DAG.getVectorShuffle(VT, DL, Logic, ShOp, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands()
5925 ShOp = N0.getOperand(0); in hoistLogicOpWithSameOpcodeHands()
5926 if (LogicOpcode == ISD::XOR && !ShOp.isUndef()) in hoistLogicOpWithSameOpcodeHands()
5927 ShOp = tryFoldToZero(DL, TLI, VT, DAG, LegalOperations); in hoistLogicOpWithSameOpcodeHands()
5930 if (N0.getOperand(0) == N1.getOperand(0) && ShOp.getNode()) { in hoistLogicOpWithSameOpcodeHands()
5933 return DAG.getVectorShuffle(VT, DL, ShOp, Logic, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonPatterns.td | 1386 class OpshIRI_pat<InstHexagon MI, PatFrag Op, PatFrag ShOp,
1388 : Pat<(Op anyimm:$u8, (ShOp RegPred:$Rs, ImmPred:$U5)),
|