Home
last modified time | relevance | path

Searched refs:SchedModel (Results 1 – 25 of 123) sorted by relevance

12345

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetSchedule.h33 MCSchedModel SchedModel; variable
49 TargetSchedModel() : SchedModel(MCSchedModel::Default) {} in TargetSchedModel()
74 const MCSchedModel *getMCSchedModel() const { return &SchedModel; } in getMCSchedModel()
95 unsigned getProcessorID() const { return SchedModel.getProcessorID(); } in getProcessorID()
98 unsigned getIssueWidth() const { return SchedModel.IssueWidth; } in getIssueWidth()
113 return SchedModel.getNumProcResourceKinds(); in getNumProcResourceKinds()
118 return SchedModel.getProcResource(PIdx); in getProcResource()
125 return SchedModel.getProcResource(PIdx)->Name; in getResourceName()
160 unsigned getMicroOpBufferSize() const { return SchedModel.MicroOpBufferSize; } in getMicroOpBufferSize()
165 return SchedModel in getResourceBufferSize()
[all...]
H A DVLIWMachineScheduler.h40 const TargetSchedModel *SchedModel; variable
129 const TargetSchedModel *SchedModel = nullptr; member
160 SchedModel = smodel; in init()
169 CriticalPathLength = BBSize / SchedModel->getIssueWidth(); in init()
212 const TargetSchedModel *SchedModel = nullptr;
246 const TargetSchedModel *SchedModel) const;
211 const TargetSchedModel *SchedModel = nullptr; global() variable
H A DScheduleDAGInstrs.h120 TargetSchedModel SchedModel; variable
269 const TargetSchedModel *getSchedModel() const { return &SchedModel; } in getSchedModel()
273 if (!SU->SchedClass && SchedModel.hasInstrSchedModel()) in getSchedClass()
274 SU->SchedClass = SchedModel.resolveSchedClass(SU->getInstr()); in getSchedClass()
H A DMachineScheduler.h611 void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel);
842 const TargetSchedModel *SchedModel = nullptr; variable
988 return RetiredMOps * SchedModel->getMicroOpFactor(); in getCriticalCount()
996 return std::max(CurrCycle * SchedModel->getLatencyFactor(), in getExecutedCount()
1019 return SchedModel->getProcResource(PIdx)->SubUnitsIdxBegin && in isUnbufferedGroup()
1020 !SchedModel->getProcResource(PIdx)->BufferSize; in isUnbufferedGroup()
1162 const TargetSchedModel *SchedModel);
1167 const TargetSchedModel *SchedModel = nullptr; variable
H A DTargetSubtargetInfo.h146 const TargetSchedModel *SchedModel) const { in resolveSchedClass() argument
242 const TargetSchedModel *SchedModel) const { in adjustSchedDependency() argument
H A DMachineTraceMetrics.h102 TargetSchedModel SchedModel; variable
421 unsigned Factor = SchedModel.getLatencyFactor(); in getCycles()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetSchedule.cpp44 return EnableSchedModel && SchedModel.hasInstrSchedModel(); in hasInstrItineraries()
53 SchedModel = TSInfo->getSchedModel(); in init()
57 unsigned NumRes = SchedModel.getNumProcResourceKinds(); in init()
59 ResourceLCM = SchedModel.IssueWidth; in init()
61 unsigned NumUnits = SchedModel.getProcResource(Idx)->NumUnits; in init()
65 MicroOpFactor = ResourceLCM / SchedModel.IssueWidth; in init()
67 unsigned NumUnits = SchedModel.getProcResource(Idx)->NumUnits;
124 const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass); in resolveSchedClass()
135 SCDesc = SchedModel.getSchedClassDesc(SchedClass);
178 const unsigned DefaultDefLatency = TII->defaultDefLatency(SchedModel, *DefM in computeOperandLatency()
[all...]
H A DMachineScheduler.cpp1000 if (!SchedModel.hasInstrSchedModel()) in dumpScheduleTraceTopDown()
1016 for (TargetSchedModel::ProcResIter PI = SchedModel.getWriteProcResBegin(SC), in dumpScheduleTraceTopDown()
1017 PE = SchedModel.getWriteProcResEnd(SC); in dumpScheduleTraceTopDown()
1049 make_range(SchedModel.getWriteProcResBegin(SC), in dumpScheduleTraceTopDown()
1050 SchedModel.getWriteProcResEnd(SC))); in dumpScheduleTraceTopDown()
1063 SchedModel.getResourceName(PI.ProcResourceIdx); in dumpScheduleTraceTopDown()
1081 if (!SchedModel.hasInstrSchedModel()) in dumpScheduleTraceBottomUp()
1098 for (TargetSchedModel::ProcResIter PI = SchedModel.getWriteProcResBegin(SC), in dumpScheduleTraceBottomUp()
1099 PE = SchedModel.getWriteProcResEnd(SC); in dumpScheduleTraceBottomUp()
1130 make_range(SchedModel.getWriteProcResBegin(SC), in dumpScheduleTraceBottomUp()
[all …]
H A DMachineTraceMetrics.cpp72 SchedModel.init(&ST); in runOnMachineFunction()
75 SchedModel.getNumProcResourceKinds()); in runOnMachineFunction()
108 unsigned PRKinds = SchedModel.getNumProcResourceKinds(); in getResources()
119 if (!SchedModel.hasInstrSchedModel()) in getResources()
121 const MCSchedClassDesc *SC = SchedModel.resolveSchedClass(&MI); in getResources()
126 PI = SchedModel.getWriteProcResBegin(SC), in getResources()
127 PE = SchedModel.getWriteProcResEnd(SC); PI != PE; ++PI) { in getResources()
138 PRCycles[K] * SchedModel.getResourceFactor(K); in getResources()
147 unsigned PRKinds = SchedModel.getNumProcResourceKinds(); in getProcReleaseAtCycles()
159 unsigned PRKinds = MTM.SchedModel.getNumProcResourceKinds(); in Ensemble()
[all …]
H A DVLIWMachineScheduler.cpp67 : TII(STI.getInstrInfo()), SchedModel(SM) { in VLIWResourceModel()
74 Packet.reserve(SchedModel->getIssueWidth()); in VLIWResourceModel()
156 Packet.size() >= SchedModel->getIssueWidth()) { in reserveResources()
272 SchedModel = DAG->getSchedModel(); in initialize()
274 Top.init(DAG, SchedModel); in initialize()
275 Bot.init(DAG, SchedModel); in initialize()
306 const TargetSubtargetInfo &STI, const TargetSchedModel *SchedModel) const { in createVLIWResourceModel()
307 return new VLIWResourceModel(STI, SchedModel); in createVLIWResourceModel()
365 unsigned uops = SchedModel->getNumMicroOps(SU->getInstr()); in checkHazard()
366 if (IssueCount + uops > SchedModel->getIssueWidth()) in checkHazard()
[all …]
H A DScheduleDAGInstrs.cpp123 SchedModel.init(&ST); in ScheduleDAGInstrs()
280 Dep.setLatency(SchedModel.computeOperandLatency(SU->getInstr(), OperIdx, in addPhysRegDataDeps()
285 ST.adjustSchedDependency(SU, OperIdx, UseSU, UseOpIdx, Dep, &SchedModel); in addPhysRegDataDeps()
324 SchedModel.computeOutputLatency(MI, OperIdx, DefInstr)); in addPhysRegDeps()
327 &SchedModel); in addPhysRegDeps()
455 Dep.setLatency(SchedModel.computeOperandLatency(MI, OperIdx, Use, in addVRegDefDeps()
458 &SchedModel); in addVRegDefDeps()
500 SchedModel.computeOutputLatency(MI, OperIdx, DefSU->getInstr())); in addVRegDefDeps()
594 SU->Latency = SchedModel.computeInstrLatency(SU->getInstr()); in initSUnits()
604 if (SchedModel.hasInstrSchedModel()) { in initSUnits()
[all …]
H A DEarlyIfConversion.cpp763 MCSchedModel SchedModel; member in __anon4c5015260311::EarlyIfConverter
914 unsigned CritLimit = SchedModel.MispredictPenalty/2; in shouldConvertIf()
1087 SchedModel = STI.getSchedModel(); in runOnMachineFunction()
1116 TargetSchedModel SchedModel; member in __anon4c5015260b11::EarlyIfPredicator
1168 unsigned NumCycles = SchedModel.computeInstrLatency(&I, false); in shouldConvertIf()
1182 unsigned NumCycles = SchedModel.computeInstrLatency(&I, false); in shouldConvertIf()
1188 unsigned NumCycles = SchedModel.computeInstrLatency(&I, false); in shouldConvertIf()
1222 SchedModel.init(&STI); in runOnMachineFunction()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZHazardRecognizer.cpp152 for (unsigned i = 0; i < SchedModel->getNumProcResourceKinds(); ++i) in nextGroup()
176 PI = SchedModel->getWriteProcResBegin(SC), in dumpSU()
177 PE = SchedModel->getWriteProcResEnd(SC); PI != PE; ++PI) { in dumpSU()
179 *SchedModel->getProcResource(PI->ProcResourceIdx); in dumpSU()
226 for (unsigned i = 0; i < SchedModel->getNumProcResourceKinds(); ++i) in dumpProcResourceCounters()
236 for (unsigned i = 0; i < SchedModel->getNumProcResourceKinds(); ++i) in dumpProcResourceCounters()
238 dbgs() << SchedModel->getProcResource(i)->Name in dumpProcResourceCounters()
244 << SchedModel->getProcResource(CriticalResourceIdx)->Name in dumpProcResourceCounters()
260 ProcResourceCounters.assign(SchedModel->getNumProcResourceKinds(), 0); in clearProcResCounters()
297 PI = SchedModel in EmitInstruction()
[all...]
H A DSystemZHazardRecognizer.h48 const TargetSchedModel *SchedModel; variable
112 : TII(tii), SchedModel(SM) { in SystemZHazardRecognizer()
122 if (!SU->SchedClass && SchedModel->hasInstrSchedModel()) in getSchedClass()
123 SU->SchedClass = SchedModel->resolveSchedClass(SU->getInstr()); in getSchedClass()
H A DSystemZMachineScheduler.cpp88 HazardRec = SchedStates[MBB] = new SystemZHazardRecognizer(TII, &SchedModel); in enterMBB()
135 SchedModel.init(ST); in SystemZPostRASchedStrategy()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64StorePairSuppress.cpp35 TargetSchedModel SchedModel; member in __anondab15a050111::AArch64StorePairSuppress
88 SchedModel.getMCSchedModel()->getSchedClassDesc(SCIdx); in shouldAddSTPToBlock()
92 SchedModel.getMCSchedModel()->getSchedClassDesc(SCIdx2); in shouldAddSTPToBlock()
141 SchedModel.init(&ST); in runOnMachineFunction()
147 if (!SchedModel.hasInstrSchedModel()) { in runOnMachineFunction()
H A DAArch64SIMDInstrOpt.cpp72 TargetSchedModel SchedModel;
223 std::string Subtarget = std::string(SchedModel.getSubtargetInfo()->getCPU()); in shouldReplaceInst()
231 SchedModel.getMCSchedModel()->getSchedClassDesc(SCIdx); in shouldReplaceInst()
243 SCDescRepl = SchedModel.getMCSchedModel()->getSchedClassDesc( in shouldReplaceInst()
255 ReplCost += SchedModel.computeInstrLatency(IDesc->getOpcode()); in shouldReplaceInst()
257 if (SchedModel.computeInstrLatency(InstDesc->getOpcode()) > ReplCost) in shouldReplaceInst()
294 std::string(SchedModel.getSubtargetInfo()->getCPU()); in shouldExitEarly()
706 SchedModel.init(&ST); in runOnMachineFunction()
707 if (!SchedModel.hasInstrSchedModel()) in runOnMachineFunction()
71 TargetSchedModel SchedModel; global() member
H A DAArch64SchedKryo.td41 let SchedModel = KryoModel in {
60 let SchedModel = KryoModel in {
141 } // SchedModel = KryoModel
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSISchedule.td15 static_cast<const SIInstrInfo*>(SchedModel->getInstrInfo());
204 let SchedModel = SIFullSpeedModel in {
220 } // End SchedModel = SIFullSpeedModel
222 let SchedModel = SIQuarterSpeedModel in {
242 } // End SchedModel = SIQuarterSpeedModel
244 let SchedModel = SIDPFullSpeedModel in {
266 } // End SchedModel = SIDPFullSpeedModel
268 let SchedModel = SIDPGFX940FullSpeedModel in {
300 } // End SchedModel = SIDPGFX940FullSpeedModel
302 let SchedModel = GFX10SpeedModel in {
[all …]
H A DAMDGPUInsertDelayAlu.cpp33 TargetSchedModel SchedModel; member in __anon39c000570111::AMDGPUInsertDelayAlu
390 unsigned Latency = SchedModel.computeOperandLatency( in runOnMachineBasicBlock()
433 SchedModel.init(&ST); in runOnMachineFunction()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSchedule.td185 // SchedModel ties these units to a processor for any stand-alone defs
192 SchedMachineModel SchedModel = ?;
202 SchedMachineModel SchedModel = ?;
240 // SchedModel silences warnings but is ignored.
244 SchedMachineModel SchedModel = ?;
249 // SchedModel ties these resources to a processor.
274 SchedMachineModel SchedModel = ?;
316 // type at the same time. This class is unaware of its SchedModel so
323 // SchedModel ties these resources to a processor.
330 SchedMachineModel SchedModel = ?;
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCInstrItineraries.h112 MCSchedModel SchedModel =
123 : SchedModel(SM), Stages(S), OperandCycles(OS), Forwardings(F), in InstrItineraryData()
124 Itineraries(SchedModel.InstrItineraries) {}
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonMachineScheduler.cpp41 const TargetSubtargetInfo &STI, const TargetSchedModel *SchedModel) const { in createVLIWResourceModel()
42 return new HexagonVLIWResourceModel(STI, SchedModel); in createVLIWResourceModel()
H A DHexagonMachineScheduler.h35 const TargetSchedModel *SchedModel) const override;
/freebsd/contrib/llvm-project/llvm/lib/MC/
H A DMCSubtargetInfo.cpp324 assert(CPUEntry->SchedModel && "Missing processor SchedModel value"); in getSchedModelForCPU()
325 return *CPUEntry->SchedModel; in getSchedModelForCPU()
330 const MCSchedModel &SchedModel = getSchedModelForCPU(CPU); in getInstrItineraryForCPU() local
331 return InstrItineraryData(SchedModel, Stages, OperandCycles, ForwardingPaths); in getInstrItineraryForCPU()

12345