Home
last modified time | relevance | path

Searched refs:SPR_L3CR (Results 1 – 4 of 4) sorted by relevance

/freebsd/sys/powerpc/aim/
H A Dmp_cpudep.c179 ccr = mfspr(SPR_L3CR); in mpc745x_l3_enable()
185 mtspr(SPR_L3CR, ccr); in mpc745x_l3_enable()
187 mtspr(SPR_L3CR, ccr); in mpc745x_l3_enable()
189 mtspr(SPR_L3CR, ccr); in mpc745x_l3_enable()
190 mtspr(SPR_L3CR, ccr | L3CR_L3I); in mpc745x_l3_enable()
191 while (mfspr(SPR_L3CR) & L3CR_L3I) in mpc745x_l3_enable()
193 mtspr(SPR_L3CR, ccr & ~L3CR_L3CLKEN); in mpc745x_l3_enable()
196 mtspr(SPR_L3CR, ccr); in mpc745x_l3_enable()
200 mtspr(SPR_L3CR, ccr); in mpc745x_l3_enable()
291 bsp_state[3] = mfspr(SPR_L3CR); in cpudep_save_config()
H A Daim_machdep.c721 cache_reg = mfspr(SPR_L3CR); in flush_disable_caches()
724 mtspr(SPR_L3CR, cache_reg); in flush_disable_caches()
726 mtspr(SPR_L3CR, cache_reg | L3CR_L3HWF); in flush_disable_caches()
727 while (mfspr(SPR_L3CR) & L3CR_L3HWF) in flush_disable_caches()
731 mtspr(SPR_L3CR, cache_reg); in flush_disable_caches()
733 mtspr(SPR_L3CR, cache_reg | L3CR_L3I); in flush_disable_caches()
735 while (mfspr(SPR_L3CR) & L3CR_L3I) in flush_disable_caches()
/freebsd/sys/powerpc/powerpc/
H A Dcpu.c572 if (mfspr(SPR_L3CR) & L3CR_L3E) in cpu_6xx_print_cacheinfo()
574 mfspr(SPR_L3CR) & L3CR_L3SIZ ? '2' : '1'); in cpu_6xx_print_cacheinfo()
/freebsd/sys/powerpc/include/
H A Dspr.h656 #define SPR_L3CR 0x3fa /* .6. L3 Control Register */
651 #define SPR_L3CR global() macro