Home
last modified time | relevance | path

Searched refs:SETO (Results 1 – 25 of 34) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchFloat32InstrInfo.td196 def : PatFPSetcc<SETO, FCMP_COR_S, FPR32>;
216 defm : PatFPBrcond<SETO, FCMP_COR_S, FPR32>;
233 def : PatStrictFsetccs<SETO, FCMP_SOR_S, FPR32>;
256 def : PatFPSelectcc<SETO, FCMP_COR_S, FSEL_xS, FPR32>;
H A DLoongArchFloat64InstrInfo.td176 def : PatFPSetcc<SETO, FCMP_COR_D, FPR64>;
188 defm : PatFPBrcond<SETO, FCMP_COR_D, FPR64>;
202 def : PatStrictFsetccs<SETO, FCMP_SOR_D, FPR64>;
221 def : PatFPSelectcc<SETO, FCMP_COR_D, FSEL_xD, FPR64>;
H A DLoongArchLASXInstrInfo.td1538 defm : PatCCXrXrF<SETO, "XVFCMP_COR">;
H A DLoongArchLSXInstrInfo.td1660 defm : PatCCVrVrF<SETO, "VFCMP_COR">;
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYInstrInfoF2.td382 defm : BRCond_Bin_F2<SETO, "f2FCMPUO", BF32, BT32, MVCV32, 1>;
458 def : Pat<(brcond (i32 (setcc FPR32Op:$rs1, fpimm, SETO)), bb:$imm16),
460 def : Pat<(i32 (setcc FPR32Op:$rs1, fpimm, SETO)),
462 def : Pat<(select (i32 (setcc FPR32Op:$rs1, fpimm, SETO)), FPR32Op:$rx, FPR32Op:$false),
H A DCSKYInstrInfoF1.td362 defm : BRCond_Bin<SETO, "FCMPUO", BF32, BT32, MVCV32>;
404 def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm, SETO)), bb:$imm16),
406 def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm, SETO)),
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h1583 SETO, // 0 1 1 1 True if ordered (no nans) enumerator
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DAnalysis.cpp208 case FCmpInst::FCMP_ORD: return ISD::SETO; in getFCmpCondCode()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp508 case ISD::SETO: return "seto"; in getOperationName()
H A DTargetLowering.cpp355 case ISD::SETO: in softenSetCCOperands()
5198 if (Cond == ISD::SETO || Cond == ISD::SETUO) in SimplifySetCC()
5263 ISD::CondCode NewCond = UOF == 0 ? ISD::SETO : ISD::SETUO; in SimplifySetCC()
8614 isCondCodeLegalOrCustom(IsInverted ? ISD::SETO : ISD::SETUO, in expandIS_FPCLASS()
8617 IsInverted ? ISD::SETO : ISD::SETUO); in expandIS_FPCLASS()
11593 case ISD::SETO: in LegalizeSetCCCondCode()
11606 CC2 = ((unsigned)CCCode & 0x8U) ? ISD::SETUO : ISD::SETO; in LegalizeSetCCCondCode()
11631 CC2 = ((unsigned)CCCode & 0x8U) ? ISD::SETUO : ISD::SETO; in LegalizeSetCCCondCode()
11650 if (CCCode != ISD::SETO && CCCode != ISD::SETUO) { in LegalizeSetCCCondCode()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructions.td354 def COND_O : PatFrags<(ops), [(OtherVT SETO)]>;
H A DSIWholeQuadMode.cpp833 case ISD::SETO: in lowerKillF32()
H A DR600ISelLowering.cpp87 setCondCodeAction({ISD::SETO, ISD::SETUO, ISD::SETLT, ISD::SETLE, ISD::SETOLT, in R600TargetLowering()
H A DSIISelLowering.cpp11578 if (LCC == ISD::SETO) { in performAndCombine()
11616 if ((LCC == ISD::SETO || LCC == ISD::SETUO) && Mask && in performAndCombine()
11620 unsigned NewMask = LCC == ISD::SETO ? in performAndCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp860 case ISD::SETO: in IntCondCCodeToICC()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td855 def SETO : CondCode<"FCMP_ORD">;
1495 (setcc node:$lhs, node:$rhs, SETO)>;
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp127 for (auto CC : {ISD::SETO, ISD::SETUO, ISD::SETUEQ, ISD::SETONE, in WebAssemblyTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp2444 case ISD::SETO##X: return SystemZ::CCMASK_CMP_##X; \ in CCMaskForCondCode()
2458 case ISD::SETO: return SystemZ::CCMASK_CMP_O; in CCMaskForCondCode()
3343 case ISD::SETO: { in lowerVectorSETCC()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsMSAInstrInfo.td138 def vfsetord_v4f32 : vfsetcc_type<v4i32, v4f32, SETO>;
139 def vfsetord_v2f64 : vfsetcc_type<v2i64, v2f64, SETO>;
H A DMipsSEISelLowering.cpp1838 Op->getOperand(2), ISD::SETO); in lowerINTRINSIC_WO_CHAIN()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelDAGToDAG.cpp592 case ISD::SETO: in getPTXCmpMode()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelDAGToDAG.cpp4313 case ISD::SETO: return PPC::PRED_NU; in getPredicateForSetCC()
4341 case ISD::SETO: Invert = true; return 3; // !Bit #3 = SETO in getCRIdxForSetCC()
H A DPPCISelLowering.cpp669 setCondCodeAction(ISD::SETO, MVT::f32, Expand); in PPCTargetLowering()
670 setCondCodeAction(ISD::SETO, MVT::f64, Expand); in PPCTargetLowering()
997 setCondCodeAction(ISD::SETO, MVT::v4f32, Expand); in PPCTargetLowering()
1050 setCondCodeAction(ISD::SETO, MVT::v2f64, Expand); in PPCTargetLowering()
H A DPPCInstrP10.td2009 defm : P10ReverseSetBool<(i1 (SetCC Ty:$s1, Ty:$s2, SETO)),
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1576 case ISD::SETO: return SPCC::FCC_O; in FPCondCCodeToFCC()

12