Home
last modified time | relevance | path

Searched refs:Rt (Results 1 – 25 of 47) sorted by relevance

12

/freebsd/contrib/llvm-project/clang/lib/Headers/
H A Dhvx_hexagon_protos.h63 #define Q6_V_vsplat_R(Rt) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_lvsplatw)(Rt) argument
129 …fine Q6_Q_vsetq_R(Rt) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_vandqrt)((__BUILTIN_VECTOR_WRAP(_… argument
151 …m_QnRIV(Qv,Rt,Vs) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_vS32b_nqpred_ai)(__BUILTIN_VECTOR_WRA… argument
162 …RIV_nt(Qv,Rt,Vs) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_vS32b_nt_nqpred_ai)(__BUILTIN_VECTOR_W… argument
173 …RIV_nt(Qv,Rt,Vs) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_vS32b_nt_qpred_ai)(__BUILTIN_VECTOR_WR… argument
184 …mem_QRIV(Qv,Rt,Vs) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_vS32b_qpred_ai)(__BUILTIN_VECTOR_WRA… argument
536 #define Q6_V_valign_VVR(Vu,Vv,Rt) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_valignb)(Vu,Vv,Rt) argument
569 … Q6_V_vand_QR(Qu,Rt) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_vandqrt)(__BUILTIN_VECTOR_WRAP(__b… argument
580 …or_VQR(Vx,Qu,Rt) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_vandqrt_acc)(Vx,__BUILTIN_VECTOR_WRAP(… argument
591 …ne Q6_Q_vand_VR(Vu,Rt) __BUILTIN_VECTOR_WRAP(__builtin_HEXAGON_V6_vandqrt)((__BUILTIN_VECTOR_WRAP(… argument
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonIntrinsics.td16 : Pat <(IntID I32:$Rs, I32:$Rt),
17 (MI I32:$Rs, I32:$Rt)>;
20 : Pat <(IntID I32:$Rs, I64:$Rt),
21 (MI I32:$Rs, I64:$Rt)>;
23 def: Pat<(int_hexagon_A2_add IntRegs:$Rs, IntRegs:$Rt),
24 (A2_add IntRegs:$Rs, IntRegs:$Rt)>;
27 def: Pat<(int_hexagon_A2_addp DoubleRegs:$Rs, DoubleRegs:$Rt),
28 (A2_addp DoubleRegs:$Rs, DoubleRegs:$Rt)>;
30 def: Pat<(int_hexagon_A2_sub IntRegs:$Rs, IntRegs:$Rt),
31 (A2_sub IntRegs:$Rs, IntRegs:$Rt)>;
[all …]
H A DHexagonPatterns.td46 // 5. Compound instructions (e.g. Rx+Rs*Rt) are generated under the condition
261 def Combinew: OutPatFrag<(ops node:$Rs, node:$Rt),
262 (REG_SEQUENCE DoubleRegs, $Rs, isub_hi, $Rt, isub_lo)>;
340 : Pat<(ResType (Op RsPred:$Rs, RtPred:$Rt)),
341 (MI RsPred:$Rs, RtPred:$Rt)>;
350 : Pat<(AccOp RxPred:$Rx, (Op RsPred:$Rs, RtPred:$Rt)),
351 (MI RxPred:$Rx, RsPred:$Rs, RtPred:$Rt)>;
758 : Pat<(ResType (Op RsPred:$Rs, RtPred:$Rt)),
759 (Output RsPred:$Rs, RtPred:$Rt)>;
762 : OutPatFrag<(ops node:$Rs, node:$Rt),
[all …]
H A DHexagonPatternsHVX.td135 def: Pat<(ResType (Load (add I32:$Rt, ImmPred:$Off))),
136 (MI I32:$Rt, imm:$Off)>;
137 def: Pat<(ResType (Load I32:$Rt)),
138 (MI I32:$Rt, 0)>;
162 def: Pat<(ResType (Load (valignaddr I32:$Rt))),
163 (MI I32:$Rt, 0)>;
164 def: Pat<(ResType (Load (add (valignaddr I32:$Rt), ImmPred:$Off))),
165 (MI I32:$Rt, imm:$Off)>;
207 def: Pat<(Store Value:$Vs, (add I32:$Rt, ImmPred:$Off)),
208 (MI I32:$Rt, imm:$Off, Value:$Vs)>;
[all …]
H A DHexagonPatternsV65.td14 IntRegs:$Rt, ModRegs:$Mu, RC:$Vv),
24 IntRegs:$Rt, ModRegs:$Mu, RC:$Vv),
34 IntRegs:$Rt, ModRegs:$Mu, RC:$Vv),
48 RC2:$Vq, IntRegs:$Rt, ModRegs:$Mu,
59 RC2:$Vq, IntRegs:$Rt, ModRegs:$Mu,
70 RC2:$Vq, IntRegs:$Rt, ModRegs:$Mu,
H A DHexagonIntrinsicsV5.td41 // Rdd=vmpyhsu(Rs,Rt)[:<<1]:sat
45 // Rxx+=vmpyhsu(Rs,Rt)[:<<1]:sat
50 // Rdd=vpmpyh(Rs,Rt)
52 // Rxx[^]=vpmpyh(Rs,Rt)
56 // Rdd=pmpyw(Rs,Rt)
58 // Rxx^=pmpyw(Rs,Rt)
61 //Rxx^=asr(Rss,Rt)
63 //Rxx^=asl(Rss,Rt)
65 //Rxx^=lsr(Rss,Rt)
67 //Rxx^=lsl(Rss,Rt)
[all …]
H A DHexagonAsmPrinter.cpp375 MCOperand &Rt = Inst.getOperand(3); in HexagonProcessInstruction() local
376 assert(Rt.isReg() && "Expected register and none was found"); in HexagonProcessInstruction()
377 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction()
382 Rt.setReg(getHexagonRegisterPair(Rt.getReg(), RI)); in HexagonProcessInstruction()
386 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
387 assert(Rt.isReg() && "Expected register and none was found"); in HexagonProcessInstruction()
388 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction()
393 Rt.setReg(getHexagonRegisterPair(Rt.getReg(), RI)); in HexagonProcessInstruction()
398 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
399 assert(Rt.isReg() && "Expected register and none was found"); in HexagonProcessInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrThumb2.td1198 def i12 : T2Ii12<(outs target:$Rt), (ins t2addrmode_imm12:$addr), iii,
1199 opc, ".w\t$Rt, $addr",
1200 [(set target:$Rt, (opnode t2addrmode_imm12:$addr))]>,
1202 bits<4> Rt;
1210 let Inst{15-12} = Rt;
1215 def i8 : T2Ii8n <(outs target:$Rt), (ins t2addrmode_negimm8:$addr), iii,
1216 opc, "\t$Rt, $addr",
1217 [(set target:$Rt, (opnode t2addrmode_negimm8:$addr))]>,
1219 bits<4> Rt;
1228 let Inst{15-12} = Rt;
[all …]
H A DARMInstrInfo.td2047 def i12: AI2ldst<0b010, 1, isByte, (outs GPR:$Rt), (ins addrmode_imm12:$addr),
2048 AddrMode_i12, LdFrm, iii, opc, "\t$Rt, $addr",
2049 [(set GPR:$Rt, (opnode addrmode_imm12:$addr))]> {
2050 bits<4> Rt;
2054 let Inst{15-12} = Rt;
2057 def rs : AI2ldst<0b011, 1, isByte, (outs GPR:$Rt), (ins ldst_so_reg:$shift),
2058 AddrModeNone, LdFrm, iir, opc, "\t$Rt, $shift",
2059 [(set GPR:$Rt, (opnode ldst_so_reg:$shift))]> {
2060 bits<4> Rt;
2065 let Inst{15-12} = Rt;
[all …]
H A DARMInstrVFP.td1195 (outs GPR:$Rt), (ins SPR:$Sn),
1196 IIC_fpMOVSI, "vmov", "\t$Rt, $Sn",
1197 [(set GPR:$Rt, (bitconvert SPR:$Sn))]>,
1201 bits<4> Rt;
1207 let Inst{15-12} = Rt;
1219 (outs SPR:$Sn), (ins GPR:$Rt),
1220 IIC_fpMOVIS, "vmov", "\t$Sn, $Rt",
1221 [(set SPR:$Sn, (bitconvert GPR:$Rt))]>,
1226 bits<4> Rt;
1231 let Inst{15-12} = Rt;
[all …]
H A DARMInstrThumb.td691 def tLDRpci : T1pIs<(outs tGPR:$Rt), (ins t_addrmode_pc:$addr), IIC_iLoad_i,
692 "ldr", "\t$Rt, $addr",
693 [(set tGPR:$Rt, (load (ARMWrapper tconstpool:$addr)))]>,
696 bits<3> Rt;
698 let Inst{10-8} = Rt;
705 def tLDRspi : T1pIs<(outs tGPR:$Rt), (ins t_addrmode_sp:$addr), IIC_iLoad_i,
706 "ldr", "\t$Rt, $addr",
707 [(set tGPR:$Rt, (load t_addrmode_sp:$addr))]>,
709 bits<3> Rt;
711 let Inst{10-8} = Rt;
[all …]
H A DARMInstrFormats.td664 bits<4> Rt;
670 let Inst{15-12} = Rt;
679 bits<4> Rt;
688 let Inst{3-0} = Rt;
720 : AI<oops, iops, MiscFrm, NoItinerary, opc, "\t$Rt, $Rt2, $addr", pattern> {
721 bits<4> Rt;
728 let Inst{15-12} = Rt;
792 bits<4> Rt;
798 let Inst{15-12} = Rt;
860 bits<4> Rt;
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/Disassembler/
H A DMipsDisassembler.cpp618 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeAddiGroupBranch() local
622 if (Rs >= Rt) { in DecodeAddiGroupBranch()
625 } else if (Rs != 0 && Rs < Rt) { in DecodeAddiGroupBranch()
636 Rt))); in DecodeAddiGroupBranch()
646 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP35GroupBranchMMR6() local
650 if (Rs >= Rt) { in DecodePOP35GroupBranchMMR6()
653 Rt))); in DecodePOP35GroupBranchMMR6()
657 } else if (Rs != 0 && Rs < Rt) { in DecodePOP35GroupBranchMMR6()
662 Rt))); in DecodePOP35GroupBranchMMR6()
667 Rt))); in DecodePOP35GroupBranchMMR6()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/
H A DAArch64Disassembler.cpp759 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeUnsignedLdStInstruction() local
768 Inst.addOperand(MCOperand::createImm(Rt)); in DecodeUnsignedLdStInstruction()
778 DecodeSimpleRegisterClass<AArch64::GPR32RegClassID, 0, 32>(Inst, Rt, Addr, in DecodeUnsignedLdStInstruction()
786 DecodeSimpleRegisterClass<AArch64::GPR64RegClassID, 0, 32>(Inst, Rt, Addr, in DecodeUnsignedLdStInstruction()
791 DecodeSimpleRegisterClass<AArch64::FPR128RegClassID, 0, 32>(Inst, Rt, Addr, in DecodeUnsignedLdStInstruction()
796 DecodeSimpleRegisterClass<AArch64::FPR64RegClassID, 0, 32>(Inst, Rt, Addr, in DecodeUnsignedLdStInstruction()
801 DecodeSimpleRegisterClass<AArch64::FPR32RegClassID, 0, 32>(Inst, Rt, Addr, in DecodeUnsignedLdStInstruction()
806 DecodeSimpleRegisterClass<AArch64::FPR16RegClassID, 0, 32>(Inst, Rt, Addr, in DecodeUnsignedLdStInstruction()
811 DecodeSimpleRegisterClass<AArch64::FPR8RegClassID, 0, 32>(Inst, Rt, Addr, in DecodeUnsignedLdStInstruction()
826 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeSignedLdStInstruction() local
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCCompound.cpp201 MCOperand Rs, Rt; in getCompoundInsn() local
211 Rt = L.getOperand(0); in getCompoundInsn()
216 CompoundInsn->addOperand(Rt); in getCompoundInsn()
222 Rt = L.getOperand(0); in getCompoundInsn()
228 CompoundInsn->addOperand(Rt); in getCompoundInsn()
237 Rt = L.getOperand(2); in getCompoundInsn()
243 CompoundInsn->addOperand(Rt); in getCompoundInsn()
250 Rt = L.getOperand(2); in getCompoundInsn()
256 CompoundInsn->addOperand(Rt); in getCompoundInsn()
263 Rt = L.getOperand(2); in getCompoundInsn()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Instrumentation/
H A DBoundsChecking.cpp232 if (Opts.Rt) in addBoundsChecking()
233 Name = getRuntimeCallName(*Opts.Rt); in addBoundsChecking()
255 CallInst *TrapCall = Opts.Rt ? InsertCall(IRB, Opts.Rt->MayReturn, Name) in addBoundsChecking()
263 bool MayReturn = Opts.Rt && Opts.Rt->MayReturn; in addBoundsChecking()
301 if (Opts.Rt) { in printPipeline()
302 if (Opts.Rt->MinRuntime) in printPipeline()
305 if (!Opts.Rt->MayReturn) in printPipeline()
/freebsd/contrib/llvm-project/compiler-rt/lib/xray/
H A Dxray_mips.cpp41 uint32_t Rt, in encodeInstruction() argument
43 return (Opcode | Rs << 21 | Rt << 16 | Imm); in encodeInstruction()
47 encodeSpecialInstruction(uint32_t Opcode, uint32_t Rs, uint32_t Rt, uint32_t Rd, in encodeSpecialInstruction() argument
49 return (Rs << 21 | Rt << 16 | Rd << 11 | Imm << 6 | Opcode); in encodeSpecialInstruction()
H A Dxray_mips64.cpp42 uint32_t Rt, in encodeInstruction() argument
44 return (Opcode | Rs << 21 | Rt << 16 | Imm); in encodeInstruction()
48 encodeSpecialInstruction(uint32_t Opcode, uint32_t Rs, uint32_t Rt, uint32_t Rd, in encodeSpecialInstruction() argument
50 return (Rs << 21 | Rt << 16 | Rd << 11 | Imm << 6 | Opcode); in encodeSpecialInstruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.td1582 : RtSystemI<0, (outs), (ins GPR64:$Rt), mnemonic, "\t$Rt", pattern> {
1598 : RtSystemI<1, (outs GPR64:$Rt), (ins GPR64:$src), mnemonic, "\t$Rt", pattern> {
1607 let Constraints = "$src = $Rt";
1615 [(set GPR64:$Rt, (int_aarch64_gcspopm GPR64:$src))]>;
1616 def GCSPOPM_NoOp : InstAlias<"gcspopm", (GCSPOPM XZR)>, Requires<[HasGCS]>; // Rt defaults to XZR i…
1631 : I<(outs), (ins GPR64:$Rt, GPR64sp:$Rn), mnemonic, "\t$Rt, [$Rn]", "", []>, Sched<[]> {
1632 bits<5> Rt;
1638 let Inst{4-0} = Rt;
2436 [(set GPR64:$Rt, (int_aarch64_tstart))]>;
2443 def TTEST : TMSystemI<0b0001, "ttest", [(set GPR64:$Rt, (int_aarch64_ttest))]> {
[all …]
H A DAArch64InstrFormats.td1751 // System instructions which do not have an Rt register.
1758 // System instructions which have an Rt register.
1763 bits<5> Rt;
1764 let Inst{4-0} = Rt;
1784 (outs GPR64:$Rt), (ins), asm, "\t$Rt", pattern> {
1785 bits<5> Rt;
1786 let Inst{4-0} = Rt;
1793 : RtSystemI<0, (outs), (ins GPR64:$Rt), asm, "\t$Rt", pattern> {
1949 class MRSI : RtSystemI<1, (outs GPR64:$Rt), (ins mrs_sysreg_op:$systemreg),
1950 "mrs", "\t$Rt, $systemreg"> {
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp2054 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode2IdxInstruction() local
2079 if (!Check(S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder))) in DecodeAddrMode2IdxInstruction()
2113 if (writeback && (Rn == 15 || Rn == Rt)) in DecodeAddrMode2IdxInstruction()
2216 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode3Instruction() local
2225 unsigned Rt2 = Rt + 1; in DecodeAddrMode3Instruction()
2237 if (Rt & 0x1) S = MCDisassembler::SoftFail; in DecodeAddrMode3Instruction()
2249 if (writeback && (Rn == 15 || Rn == Rt || Rn == Rt2)) in DecodeAddrMode3Instruction()
2261 if (Rt == 15) in DecodeAddrMode3Instruction()
2263 if (writeback && (Rn == 15 || Rn == Rt)) in DecodeAddrMode3Instruction()
2278 if (!type && (Rt2 == 15 || Rm == 15 || Rm == Rt || Rm == Rt2)) in DecodeAddrMode3Instruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/
H A DHexagonAsmParser.cpp1451 MCOperand &Rt = Inst.getOperand(1); in processInstruction() local
1454 TmpInst.addOperand(Rt); in processInstruction()
1455 TmpInst.addOperand(Rt); in processInstruction()
1875 MCOperand &Rt = Inst.getOperand(2); in processInstruction() local
1876 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction()
1881 Rt.setReg(matchRegister(RegPair)); in processInstruction()
1886 Rt.setReg(matchRegister(RegPair)); in processInstruction()
1895 MCOperand &Rt = Inst.getOperand(3); in processInstruction() local
1896 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction()
1901 Rt.setReg(matchRegister(RegPair)); in processInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/Transforms/Instrumentation/
H A DBoundsChecking.h31 std::optional<Runtime> Rt; // Trap if empty. member
/freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/ARM/
H A DEmulateInstructionARM.cpp927 uint32_t Rt; // the source register in EmulatePUSH() local
946 Rt = Bits32(opcode, 15, 12); in EmulatePUSH()
948 if (BadReg(Rt)) in EmulatePUSH()
950 registers = (1u << Rt); in EmulatePUSH()
959 Rt = Bits32(opcode, 15, 12); in EmulatePUSH()
961 if (Rt == dwarf_sp) in EmulatePUSH()
963 registers = (1u << Rt); in EmulatePUSH()
1043 uint32_t Rt; // the destination register in EmulatePOP() local
1067 Rt = Bits32(opcode, 15, 12); in EmulatePOP()
1070 if (Rt == 13) in EmulatePOP()
[all …]
/freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/ARM64/
H A DEmulateInstructionARM64.cpp703 uint32_t Rt = Bits32(opcode, 4, 0); in EmulateLDPSTP() local
706 integer t = UInt(Rt); in EmulateLDPSTP()
1131 integer t = UInt(Rt); in EmulateCBZ()
1169 integer t = UInt(Rt); in EmulateTBZ()

12