Home
last modified time | relevance | path

Searched refs:RegsToPass (Results 1 – 25 of 29) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.cpp279 SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass; in LowerCall() local
308 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
336 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCall()
337 Chain = DAG.getCopyToReg(Chain, dl, RegsToPass[i].first, in LowerCall()
338 RegsToPass[i].second, Glue); in LowerCall()
361 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCall()
362 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCall()
363 RegsToPass[i].second.getValueType())); in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMips16ISelLowering.h48 std::deque< std::pair<unsigned, SDValue> > &RegsToPass,
H A DMips16ISelLowering.cpp418 std::deque< std::pair<unsigned, SDValue> > &RegsToPass, in getOpndList()
495 RegsToPass.push_front(std::make_pair(V0Reg, Callee)); in getOpndList()
503 RegsToPass.push_front(std::make_pair((unsigned)Mips::T9, Callee)); in getOpndList()
508 MipsTargetLowering::getOpndList(Ops, RegsToPass, IsPICCall, GlobalOrExternal, in getOpndList()
H A DMipsSEISelLowering.h72 std::deque<std::pair<unsigned, SDValue>> &RegsToPass,
H A DMipsISelLowering.h524 std::deque<std::pair<unsigned, SDValue>> &RegsToPass,
616 std::deque<std::pair<unsigned, SDValue>> &RegsToPass,
H A DMipsISelLowering.cpp3216 std::deque<std::pair<unsigned, SDValue>> &RegsToPass, in getOpndList() argument
3233 RegsToPass.push_back(std::make_pair(GPReg, getGlobalReg(CLI.DAG, Ty))); in getOpndList()
3242 for (auto &R : RegsToPass) { in getOpndList()
3249 for (auto &R : RegsToPass) in getOpndList()
3436 std::deque<std::pair<unsigned, SDValue>> RegsToPass; in LowerCall() local
3460 passByValArg(Chain, DL, RegsToPass, MemOpChains, StackPtr, MFI, DAG, Arg, in LowerCall()
3489 RegsToPass.push_back(std::make_pair(LocRegLo, Lo)); in LowerCall()
3490 RegsToPass.push_back(std::make_pair(LocRegHigh, Hi)); in LowerCall()
3529 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
3647 getOpndList(Ops, RegsToPass, IsPIC, GlobalOrExternal, InternalLinkage, in LowerCall()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLoweringCall.cpp732 SmallVectorImpl<std::pair<Register, SDValue>> &RegsToPass, CCValAssign &VA, in Passv64i1ArgInRegs() argument
748 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Lo)); in Passv64i1ArgInRegs()
749 RegsToPass.push_back(std::make_pair(NextVA.getLocReg(), Hi)); in Passv64i1ArgInRegs()
2184 SmallVector<std::pair<Register, SDValue>, 8> RegsToPass; in LowerCall() local
2266 Passv64i1ArgInRegs(dl, DAG, Arg, RegsToPass, VA, ArgLocs[++I], Subtarget); in LowerCall()
2268 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
2283 RegsToPass.push_back(std::make_pair(ShadowReg, Arg)); in LowerCall()
2306 RegsToPass.push_back(std::make_pair( in LowerCall()
2346 RegsToPass.push_back(std::make_pair(Register(X86::AL), in LowerCall()
2355 RegsToPass.push_back(std::make_pair(F.PReg, Val)); in LowerCall()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.cpp482 SmallVector<std::pair<unsigned, SDValue>, MaxArgs> RegsToPass; in LowerCall() local
508 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
518 for (auto &Reg : RegsToPass) { in LowerCall()
546 for (auto &Reg : RegsToPass) in LowerCall()
555 for (auto const &RegPair : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaISelLowering.cpp611 std::deque<std::pair<unsigned, SDValue>> RegsToPass; in LowerCall() local
621 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue)); in LowerCall()
664 for (unsigned I = 0, E = RegsToPass.size(); I != E; ++I) { in LowerCall()
665 unsigned Reg = RegsToPass[I].first; in LowerCall()
668 Chain = DAG.getCopyToReg(Chain, DL, Reg, RegsToPass[I].second, Glue); in LowerCall()
719 for (unsigned I = 0, E = RegsToPass.size(); I != E; ++I) { in LowerCall()
720 unsigned Reg = RegsToPass[I].first; in LowerCall()
723 Ops.push_back(DAG.getRegister(Reg, RegsToPass[I].second.getValueType())); in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp569 SmallVector<std::pair<Register, SDValue>, 8> RegsToPass; in LowerCall() local
587 RegsToPass.push_back(std::make_pair(RegLo, Lo)); in LowerCall()
601 RegsToPass.push_back(std::make_pair(RegHigh, Hi)); in LowerCall()
614 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue)); in LowerCall()
640 for (auto &Reg : RegsToPass) { in LowerCall()
683 for (auto &Reg : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp890 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall_32() local
984 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Part0)); in LowerCall_32()
988 RegsToPass.push_back(std::make_pair(NextVA.getLocReg(), Part1)); in LowerCall_32()
1019 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall_32()
1023 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall_32()
1048 for (const auto &[OrigReg, N] : RegsToPass) { in LowerCall_32()
1071 for (const auto &[OrigReg, N] : RegsToPass) { in LowerCall_32()
1259 SmallVector<std::pair<Register, SDValue>, 8> RegsToPass; in LowerCall_64() local
1322 RegsToPass.push_back(std::make_pair(HiReg, Hi64)); in LowerCall_64()
1323 RegsToPass.push_back(std::make_pair(LoReg, Lo64)); in LowerCall_64()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp633 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall() local
683 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
706 RegsToPass.push_back(std::make_pair(unsigned(F.PReg), Val)); in LowerCall()
773 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) { in LowerCall()
774 Chain = DAG.getCopyToReg(Chain, DL, RegsToPass[i].first, in LowerCall()
775 RegsToPass[i].second, InGlue); in LowerCall()
830 for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i) in LowerCall()
831 Ops.push_back(DAG.getRegister(RegsToPass[i].first, in LowerCall()
832 RegsToPass[i].second.getValueType())); in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp703 SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass; in LowerCCCCallTo() local
731 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCCCCallTo()
770 for (const auto &[Reg, N] : RegsToPass) { in LowerCCCCallTo()
791 for (const auto &[Reg, N] : RegsToPass) in LowerCCCCallTo()
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp649 SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass; in LowerCCCCallTo() local
683 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCCCCallTo()
711 for (const auto &[Reg, N] : RegsToPass) { in LowerCCCCallTo()
743 for (const auto &[Reg, N] : RegsToPass) in LowerCCCCallTo()
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp1018 SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass; in LowerCCCCallTo() local
1044 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCCCCallTo()
1067 for (const auto &[Reg, N] : RegsToPass) { in LowerCCCCallTo()
1091 for (const auto &[Reg, N] : RegsToPass) in LowerCCCCallTo()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp5719 SmallVector<std::pair<unsigned, SDValue>, 8> &RegsToPass, in buildCallOperands() argument
5771 for (const auto &[Reg, N] : RegsToPass) in buildCallOperands()
5799 SmallVector<std::pair<unsigned, SDValue>, 8> &RegsToPass, SDValue Glue, in FinishCall() argument
5822 buildCallOperands(Ops, CFlags, dl, DAG, RegsToPass, Glue, Chain, Callee, in FinishCall()
6095 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall_32SVR4() local
6162 RegsToPass.push_back(std::make_pair(VA.getLocReg(), SVal.getValue(0))); in LowerCall_32SVR4()
6165 RegsToPass.push_back(std::make_pair(ArgLocs[++i].getLocReg(), in LowerCall_32SVR4()
6168 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall_32SVR4()
6195 for (const auto &[Reg, N] : RegsToPass) { in LowerCall_32SVR4()
6216 return FinishCall(CFlags, dl, DAG, RegsToPass, InGlue, Chain, CallSeqStart, in LowerCall_32SVR4()
[all …]
H A DPPCISelLowering.h1370 SmallVector<std::pair<unsigned, SDValue>, 8> &RegsToPass,
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp624 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall() local
674 RegsToPass.push_back(std::make_pair(VE::SX12, Callee)); in LowerCall()
714 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
741 for (const auto &[Reg, N] : RegsToPass) { in LowerCall()
749 for (const auto &[Reg, N] : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp1472 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall() local
1511 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
1547 for (auto Reg : RegsToPass) { in LowerCall()
1560 for (auto Reg : RegsToPass) { in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp527 SmallVector<std::pair<unsigned, SDValue>, 16> RegsToPass; in LowerCall() local
591 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg)); in LowerCall()
616 for (const auto &R : RegsToPass) { in LowerCall()
632 for (const auto &R : RegsToPass) { in LowerCall()
659 for (const auto &R : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.h415 SmallVectorImpl<std::pair<unsigned, SDValue>> &RegsToPass,
H A DSIISelLowering.cpp3435 SmallVectorImpl<std::pair<unsigned, SDValue>> &RegsToPass, in passSpecialInputs() argument
3517 RegsToPass.emplace_back(OutgoingArg->getRegister(), InputReg); in passSpecialInputs()
3608 RegsToPass.emplace_back(OutgoingArg->getRegister(), InputReg); in passSpecialInputs()
3865 SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPass; in LowerCall() local
3875 passSpecialInputs(CLI, CCInfo, *Info, RegsToPass, MemOpChains, Chain); in LowerCall()
3910 RegsToPass.emplace_back(IsChainCallConv in LowerCall()
3919 const unsigned NumSpecialInputs = RegsToPass.size(); in LowerCall()
3952 RegsToPass.push_back(std::pair(VA.getLocReg(), Arg)); in LowerCall()
4036 for (auto [Reg, Val] : RegsToPass) { in LowerCall()
4108 for (auto &[Reg, Val] : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.h823 SDValue &Arg, RegsToPassVector &RegsToPass,
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp7371 SmallVector<std::pair<Register, SDValue>> RegsToPass; in LowerCall() local
7391 RegsToPass.push_back(std::make_pair(RegLo, Lo)); in LowerCall()
7410 RegsToPass.push_back(std::make_pair(RegHigh, Hi)); in LowerCall()
7469 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue)); in LowerCall()
7495 for (auto &Reg : RegsToPass) { in LowerCall()
7523 for (auto &Reg : RegsToPass) in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp2270 SmallVector<std::pair<unsigned, SDValue>, 9> RegsToPass; in LowerCall() local
2322 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue)); in LowerCall()
2352 RegsToPass.push_back(std::make_pair(SystemZ::R3D, ShadowArgValue)); in LowerCall()
2376 RegsToPass.push_back(std::make_pair( in LowerCall()
2393 for (const auto &[Reg, N] : RegsToPass) { in LowerCall()
2405 for (const auto &[Reg, N] : RegsToPass) in LowerCall()

12