/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVMakeCompressible.cpp | 282 RegImmPair RegImm, in analyzeCompressibleUses() argument 296 if (CandidateRegImm.Reg == RegImm.Reg && CandidateRegImm.Imm == RegImm.Imm) in analyzeCompressibleUses() 304 if (MI.modifiesRegister(RegImm.Reg, TRI)) in analyzeCompressibleUses() 313 if (MIs.size() < 2 || (RegImm.Imm != 0 && MIs.size() < 3)) in analyzeCompressibleUses() 321 if (RISCV::GPRRegClass.contains(RegImm.Reg)) in analyzeCompressibleUses() 323 else if (RISCV::FPR32RegClass.contains(RegImm.Reg)) in analyzeCompressibleUses() 325 else if (RISCV::FPR64RegClass.contains(RegImm.Reg)) in analyzeCompressibleUses() 395 RegImmPair RegImm = getRegImmPairPreventingCompression(MI); in runOnMachineFunction() local 396 if (!RegImm.Reg && RegImm.Imm == 0) in runOnMachineFunction() 403 Register NewReg = analyzeCompressibleUses(MI, RegImm, MIs); in runOnMachineFunction() [all …]
|
H A D | RISCVInstrInfo.cpp | 830 case RISCVMatInt::RegImm: in movImm()
|
H A D | RISCVISelDAGToDAG.cpp | 192 case RISCVMatInt::RegImm: in selectImmSeq()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64RedundantCopyElimination.cpp | 86 struct RegImm { struct in __anond63895000111::AArch64RedundantCopyElimination 89 RegImm(MCPhysReg Reg, int32_t Imm) : Reg(Reg), Imm(Imm) {} in RegImm() function 93 SmallVectorImpl<RegImm> &KnownRegs, 125 SmallVectorImpl<RegImm> &KnownRegs, MachineBasicBlock::iterator &FirstUse) { in knownRegValInBlock() 135 KnownRegs.push_back(RegImm(CondBr.getOperand(0).getReg(), 0)); in knownRegValInBlock() 202 KnownRegs.push_back(RegImm(SrcReg, KnownImm)); in knownRegValInBlock() 217 KnownRegs.push_back(RegImm(DstReg, 0)); in knownRegValInBlock() 262 KnownRegs.push_back(RegImm(DstReg, 0)); in knownRegValInBlock() 303 SmallVector<RegImm, 4> KnownRegs; in optimizeBlock() 332 KnownRegs.push_back(RegImm(CopyDstReg, KnownReg.Imm)); in optimizeBlock() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/AsmParser/ |
H A D | AVRAsmParser.cpp | 117 : Kind(k_Register), RegImm({Reg, nullptr}), Start(S), End(E) {} in AVROperand() 119 : Kind(k_Immediate), RegImm({0, Imm}), Start(S), End(E) {} in AVROperand() 121 : Kind(k_Memri), RegImm({Reg, Imm}), Start(S), End(E) {} in AVROperand() 129 RegisterImmediate RegImm; member 201 return RegImm.Reg; in getReg() 206 return RegImm.Imm; in getImm() 235 RegImm = {RegNo, nullptr}; in makeReg() 240 RegImm = {0, Ex}; in makeImm() 245 RegImm = {RegNo, Imm}; in makeMemri()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/ |
H A D | RISCVMatInt.h | 23 RegImm, // ADDI/ADDIW/SLLI/SRLI/BSETI/BCLRI enumerator
|
H A D | RISCVMatInt.cpp | 455 case RISCVMatInt::RegImm: in generateMCInstSeq() 544 return RISCVMatInt::RegImm; in getOpndKind()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsInstrInfo.cpp | 942 if (auto RegImm = isAddImmediate(MI, Reg)) { in describeLoadedValue() local 943 Register SrcReg = RegImm->Reg; in describeLoadedValue() 944 int64_t Offset = RegImm->Imm; in describeLoadedValue()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | TargetInstrInfo.cpp | 1574 } else if (auto RegImm = isAddImmediate(MI, Reg)) { in describeLoadedValue() local 1575 Register SrcReg = RegImm->Reg; in describeLoadedValue() 1576 Offset = RegImm->Imm; in describeLoadedValue()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
H A D | RISCVInstructionSelector.cpp | 968 case RISCVMatInt::RegImm: in materializeImm()
|