Home
last modified time | relevance | path

Searched refs:RB (Results 1 – 25 of 62) sorted by relevance

123

/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrSPE.td19 bits<5> RB;
25 let Inst{16-20} = RB;
32 let RB = 0;
46 bits<5> RB;
51 let Inst{16-20} = RB;
60 bits<5> RB;
66 let Inst{16-20} = RB;
73 let RB = 0;
87 bits<5> RB;
94 let Inst{16-20} = RB;
[all …]
H A DPPCInstrDFP.td19 defm DADD : XForm_28r<59, 2, (outs f8rc:$RST), (ins f8rc:$RA, f8rc:$RB),
20 "dadd", "$RST, $RA, $RB", IIC_FPGeneral, []>;
22 defm DADDQ : XForm_28r<63, 2, (outs fpairrc:$RST), (ins fpairrc:$RA, fpairrc:$RB),
23 "daddq", "$RST, $RA, $RB", IIC_FPGeneral, []>;
26 defm DSUB : XForm_28r<59, 514, (outs f8rc:$RST), (ins f8rc:$RA, f8rc:$RB),
27 "dsub", "$RST, $RA, $RB", IIC_FPGeneral, []>;
29 defm DSUBQ : XForm_28r<63, 514, (outs fpairrc:$RST), (ins fpairrc:$RA, fpairrc:$RB),
30 "dsubq", "$RST, $RA, $RB", IIC_FPGeneral, []>;
33 defm DMUL : XForm_28r<59, 34, (outs f8rc:$RST), (ins f8rc:$RA, f8rc:$RB),
34 "dmul", "$RST, $RA, $RB", IIC_FPGeneral, []>;
[all …]
H A DPPCInstrFuture.td19 bits<5> RB;
28 let Inst{16-20} = RB;
50 (ins g8rc:$RA, g8rc:$RB, u1imm:$L),
51 "subfus", "$RT, $L, $RA, $RB", []>;
56 def LXVRL : XX1Form_memOp<31, 525, (outs vsrc:$XT), (ins memr:$RA, g8rc:$RB),
57 "lxvrl $XT, $RA, $RB", IIC_LdStLoad, []>;
59 def LXVRLL : XX1Form_memOp<31, 557, (outs vsrc:$XT), (ins memr:$RA, g8rc:$RB),
60 "lxvrll $XT, $RA, $RB", IIC_LdStLoad, []>;
63 (ins memr:$RA, g8rc:$RB),
64 "lxvprl $XTp, $RA, $RB", IIC_LdStLFD, []>;
[all …]
H A DPPCInstr64Bit.td335 def LDARX : XForm_1_memOp<31, 84, (outs g8rc:$RST), (ins (memrr $RA, $RB):$addr),
339 def LQARX : XForm_1_memOp<31, 276, (outs g8prc:$RST), (ins (memrr $RA, $RB):$addr),
344 def LDARXL : XForm_1<31, 84, (outs g8rc:$RST), (ins (memrr $RA, $RB):$addr),
350 def LQARXL : XForm_1<31, 276, (outs g8prc:$RST), (ins (memrr $RA, $RB):$addr),
355 def LDAT : X_RD5_RS5_IM5<31, 614, (outs g8rc:$RST), (ins g8rc:$RA, u5imm:$RB),
356 "ldat $RST, $RA, $RB", IIC_LdStLoad>, isPPC64,
361 def STDCX : XForm_1_memOp<31, 214, (outs), (ins g8rc:$RST, (memrr $RA, $RB):$addr),
365 def STQCX : XForm_1_memOp<31, 182, (outs), (ins g8prc:$RST, (memrr $RA, $RB):$addr),
426 def STDAT : X_RD5_RS5_IM5<31, 742, (outs), (ins g8rc:$RST, g8rc:$RA, u5imm:$RB),
427 "stdat $RST, $RA, $RB", IIC_LdStStore>, isPPC64,
[all …]
H A DPPCInstrHTM.td41 let RB = 0;
45 (outs), (ins u5imm:$RST, gprc:$RA, gprc:$RB),
46 "tabortwc. $RST, $RA, $RB", IIC_SprMTSPR, []>,
50 (outs), (ins u5imm:$RST, gprc:$RA, u5imm:$RB),
51 "tabortwci. $RST, $RA, $RB", IIC_SprMTSPR, []>,
55 (outs), (ins u5imm:$RST, gprc:$RA, gprc:$RB),
56 "tabortdc. $RST, $RA, $RB", IIC_SprMTSPR, []>,
60 (outs), (ins u5imm:$RST, gprc:$RA, u5imm:$RB),
61 "tabortdci. $RST, $RA, $RB", IIC_SprMTSPR, []>,
73 let RB = 0;
[all …]
H A DPPCInstrInfo.td1682 def DCBA : DCB_Form<758, 0, (outs), (ins (memrr $RA, $RB):$addr), "dcba $addr",
1685 def DCBI : DCB_Form<470, 0, (outs), (ins (memrr $RA, $RB):$addr), "dcbi $addr",
1688 def DCBST : DCB_Form<54, 0, (outs), (ins (memrr $RA, $RB):$addr), "dcbst $addr",
1691 def DCBZ : DCB_Form<1014, 0, (outs), (ins (memrr $RA, $RB):$addr), "dcbz $addr",
1694 def DCBZL : DCB_Form<1014, 1, (outs), (ins (memrr $RA, $RB):$addr), "dcbzl $addr",
1698 def DCBF : DCB_Form_hint<86, (outs), (ins u3imm:$TH, (memrr $RA, $RB):$addr),
1703 def DCBT : DCB_Form_hint<278, (outs), (ins u5imm:$TH, (memrr $RA, $RB):$addr),
1706 def DCBTST : DCB_Form_hint<246, (outs), (ins u5imm:$TH, (memrr $RA, $RB):$addr),
1711 def ICBLC : XForm_icbt<31, 230, (outs), (ins u4imm:$CT, (memrr $RA, $RB):$addr),
1713 def ICBLQ : XForm_icbt<31, 198, (outs), (ins u4imm:$CT, (memrr $RA, $RB):$addr),
[all …]
H A DPPCInstrFormats.td442 bits<5> RB;
450 let Inst{16-20} = RB;
485 bits<5> RB;
491 let Inst{16-20} = RB;
515 let RB = 0;
557 let RB = 0;
567 bits<5> RB;
573 let Inst{16-20} = RB;
583 bits<5> RB;
588 let Inst{16-20} = RB;
[all...]
H A DPPCInstrAltivec.td269 : VAForm_1a<xo, (outs vrrc:$RT), (ins vrrc:$RA, vrrc:$RB, vrrc:$RC),
270 !strconcat(opc, " $RT, $RA, $RB, $RC"), IIC_VecFP,
271 [(set Ty:$RT, (IntID Ty:$RA, Ty:$RB, Ty:$RC))]>;
277 : VAForm_1a<xo, (outs vrrc:$RT), (ins vrrc:$RA, vrrc:$RB, vrrc:$RC),
278 !strconcat(opc, " $RT, $RA, $RB, $RC"), IIC_VecFP,
279 [(set OutTy:$RT, (IntID InTy:$RA, InTy:$RB, InTy:$RC))]>;
285 : VAForm_1a<xo, (outs vrrc:$RT), (ins vrrc:$RA, vrrc:$RB, vrrc:$RC),
286 !strconcat(opc, " $RT, $RA, $RB, $RC"), IIC_VecFP,
288 (IntID In1Ty:$RA, In1Ty:$RB, In2Ty:$RC))]>;
346 let RB = 0;
[all …]
H A DPPCExpandAtomicPseudoInsts.cpp156 Register RB = MI.getOperand(3).getReg(); in expandAtomicRMW128() local
162 BuildMI(CurrentMBB, DL, LL, Old).addReg(RA).addReg(RB); in expandAtomicRMW128()
204 BuildMI(CurrentMBB, DL, SC).addReg(Scratch).addReg(RA).addReg(RB); in expandAtomicRMW128()
232 Register RB = MI.getOperand(3).getReg(); in expandAtomicCmpSwap128() local
260 BuildMI(CurrentMBB, DL, LL, Old).addReg(RA).addReg(RB); in expandAtomicCmpSwap128()
280 BuildMI(CurrentMBB, DL, SC).addReg(Scratch).addReg(RA).addReg(RB); in expandAtomicCmpSwap128()
H A DPPCInstrP10.td378 // VX-Form: [PO VRT RA RB XO].
574 let RB = 0;
869 bits<5> RB;
875 let Inst{16-20} = RB;
1159 def LXVPX : XForm_XTp5_XAB5<31, 333, (outs vsrprc:$XTp), (ins (memrr $RA, $RB):$addr),
1168 def STXVPX : XForm_XTp5_XAB5<31, 461, (outs), (ins vsrprc:$XTp, (memrr $RA, $RB):$addr),
1632 (ins vrrc:$RA, vrrc:$RB, gprc:$RC),
1633 "vextdubvlx $RT, $RA, $RB, $RC",
1637 v16i8:$RB,
1640 (ins vrrc:$RA, vrrc:$RB, gprc:$RC),
[all …]
H A DPPCInstrVSX.td178 : X_RD5_XO5_RS5<opcode, xo2, xo, (outs vrrc:$RST), (ins vrrc:$RB),
179 !strconcat(opc, " $RST, $RB"), IIC_VecFP, pattern>;
190 : X_RD5_XO5_RS5<opcode, xo2, xo, (outs vrrc:$RST), (ins vbtype:$RB),
191 !strconcat(opc, " $RST, $RB"), IIC_VecFP, pattern>;
196 : X_RD5_XO5_RS5<opcode, xo2, xo, (outs vfrc:$RST), (ins vrrc:$RB),
197 !strconcat(opc, " $RST, $RB"), IIC_VecFP, pattern>;
226 : XForm_1<opcode, xo, (outs vrrc:$RST), (ins vrrc:$RA, vrrc:$RB),
227 !strconcat(opc, " $RST, $RA, $RB"), IIC_VecFP, pattern>;
237 : XForm_1<opcode, xo, (outs vrrc:$RST), (ins vrrc:$RSTi, vrrc:$RA, vrrc:$RB),
238 !strconcat(opc, " $RST, $RA, $RB"), IIC_VecFP, pattern>,
[all …]
/freebsd/contrib/llvm-project/clang/lib/Rewrite/
H A DHTMLRewrite.cpp60 void html::HighlightRange(RewriteBuffer &RB, unsigned B, unsigned E, in HighlightRange() argument
64 RB.InsertTextAfter(B, StartTag); in HighlightRange()
65 RB.InsertTextBefore(E, EndTag); in HighlightRange()
79 RB.InsertTextBefore(LastNonWhiteSpace+1, EndTag); in HighlightRange()
98 RB.InsertTextAfter(i, StartTag); in HighlightRange()
144 RewriteBuffer &RB = R.getEditBuffer(FID); in EscapeText() local
157 RB.ReplaceText(FilePos, 1, "&nbsp;"); in EscapeText()
161 RB.ReplaceText(FilePos, 1, "<hr>"); in EscapeText()
170 RB.ReplaceText(FilePos, 1, in EscapeText()
174 RB.ReplaceText(FilePos, 1, StringRef(" ", NumSpaces)); in EscapeText()
[all …]
/freebsd/contrib/llvm-project/compiler-rt/lib/scudo/standalone/
H A Dcombined.h188 AllocationRingBuffer *RB = getRingBuffer(); in enableRingBuffer() local
189 if (RB) in enableRingBuffer()
190 RB->Depot->enable(); in enableRingBuffer()
196 AllocationRingBuffer *RB = getRingBuffer(); in disableRingBuffer() local
197 if (RB) in disableRingBuffer()
198 RB->Depot->disable(); in disableRingBuffer()
843 AllocationRingBuffer *RB = getRingBuffer(); in getStackDepotAddress() local
844 return RB ? reinterpret_cast<char *>(RB->Depot) : nullptr; in getStackDepotAddress()
849 AllocationRingBuffer *RB = getRingBuffer(); in getStackDepotSize() local
850 return RB ? RB->StackDepotSize : 0; in getStackDepotSize()
[all …]
/freebsd/contrib/llvm-project/clang/lib/Frontend/Rewrite/
H A DRewriteMacros.cpp94 RewriteBuffer &RB = Rewrite.getEditBuffer(SM.getMainFileID()); in RewriteMacrosInInput() local
133 RB.InsertTextAfter(SM.getFileOffset(RawTok.getLocation()), "//"); in RewriteMacrosInInput()
139 RB.InsertTextAfter(SM.getFileOffset(RawTok.getLocation()), "//"); in RewriteMacrosInInput()
169 RB.InsertTextAfter(RawOffs, &" /*"[HasSpace]); in RewriteMacrosInInput()
187 RB.InsertTextBefore(EndPos, "*/"); in RewriteMacrosInInput()
203 RB.InsertTextBefore(InsertPos, Expansion); in RewriteMacrosInInput()
/freebsd/contrib/llvm-project/compiler-rt/lib/sanitizer_common/
H A Dsanitizer_ring_buffer.h27 RingBuffer *RB = reinterpret_cast<RingBuffer*>(Ptr); in New() local
29 RB->last_ = RB->next_ = reinterpret_cast<T*>(End - sizeof(T)); in New()
30 return RB; in New()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/
H A DX86InstructionSelector.cpp75 unsigned getLoadStoreOp(const LLT &Ty, const RegisterBank &RB, unsigned Opc,
130 const TargetRegisterClass *getRegClass(LLT Ty, const RegisterBank &RB) const;
172 X86InstructionSelector::getRegClass(LLT Ty, const RegisterBank &RB) const { in getRegClass()
173 if (RB.getID() == X86::GPRRegBankID) { in getRegClass()
183 if (RB.getID() == X86::VECRRegBankID) { in getRegClass()
198 if (RB.getID() == X86::PSRRegBankID) { in getRegClass()
262 const RegisterBank &RB = *cast<const RegisterBank *>(RegClassOrBank); in selectDebugInstr() local
263 RC = getRegClass(Ty, RB); in selectDebugInstr()
450 const RegisterBank &RB, in getLoadStoreOp() argument
459 if (X86::GPRRegBankID == RB.getID()) in getLoadStoreOp()
[all …]
H A DX86RegisterBankInfo.cpp114 auto *RB = getRegBank(MI.getOperand(0).getReg(), MRI, TRI); in hasFPConstraints() local
115 if (RB == &getRegBank(X86::PSRRegBankID)) in hasFPConstraints()
117 if (RB == &getRegBank(X86::GPRRegBankID)) in hasFPConstraints()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCSEInfo.cpp354 GISelInstProfileBuilder::addNodeIDRegType(const RegisterBank *RB) const {
355 ID.AddPointer(RB);
397 if (const auto *RB = dyn_cast_if_present<const RegisterBank *>(RCOrRB)) in addNodeIDReg()
398 addNodeIDRegType(RB); in addNodeIDReg()
399 if (const auto *RB = dyn_cast_if_present<const RegisterBank *>(RCOrRB)) addNodeIDReg() local
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/
H A DPPCRegisterBankInfo.cpp273 auto *RB = getRegBank(MI.getOperand(0).getReg(), MRI, TRI); in hasFPConstraints() local
274 if (RB == &PPC::FPRRegBank) in hasFPConstraints()
276 if (RB == &PPC::GPRRegBank) in hasFPConstraints()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstructionSelector.cpp
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DRegisterBankInfo.cpp94 if (auto *RB = dyn_cast_if_present<const RegisterBank *>(RegClassOrBank)) in getRegBank() local
95 return RB; in getRegBank()
142 const RegisterBank *RB = cast<const RegisterBank *>(RegClassOrBank); in constrainGenericRegister() local
144 if (RB && !RB->covers(RC)) in constrainGenericRegister()
/freebsd/sys/contrib/openzfs/module/lua/
H A Dlvm.c551 #define RB(i) check_exp(getBMode(GET_OPCODE(i)) == OpArgR, base+GETARG_B(i)) macro
618 setobjs2s(L, ra, RB(i)); in luaV_execute()
649 Protect(luaV_gettable(L, RB(i), RKC(i), ra)); in luaV_execute()
673 StkId rb = RB(i); in luaV_execute()
699 TValue *rb = RB(i); in luaV_execute()
709 TValue *rb = RB(i); in luaV_execute()
714 Protect(luaV_objlen(L, ra, RB(i))); in luaV_execute()
764 TValue *rb = RB(i); in luaV_execute()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DRDFRegisters.h153 bool alias(RegisterRef RA, RegisterRef RB) const;
220 static bool isCoverOf(RegisterRef RA, RegisterRef RB, in isCoverOf()
222 return RegisterAggr(PRI).insert(RA).hasCoverOf(RB); in isCoverOf()
/freebsd/contrib/llvm-project/clang/include/clang/Rewrite/Core/
H A DHTMLRewrite.h56 void HighlightRange(RewriteBuffer &RB, unsigned B, unsigned E,
/freebsd/contrib/llvm-project/clang/lib/Frontend/
H A DPrecompiledPreamble.cpp650 for (const auto &RB : PreprocessorOpts.RemappedFileBuffers) { in CanReuse() local
652 PreambleFileHash::createForMemoryBuffer(RB.second->getMemBufferRef()); in CanReuse()
654 if (moveOnNoError(VFS.status(RB.first), Status)) in CanReuse()
657 OverridenFileBuffers[RB.first] = PreambleHash; in CanReuse()
659 llvm::SmallString<128> MappedPath(RB.first); in CanReuse()

123