| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonEarlyIfConv.cpp | 118 : SplitB(B), TrueB(TB), FalseB(FB), JoinB(JB), PredR(PR) {} in FlowPattern()
124 unsigned PredR = 0; member
139 << ", PredR:" << printReg(P.FP.PredR, &P.TRI) in operator <<()
190 MachineInstr *MI, unsigned PredR, bool IfTrue);
193 unsigned PredR, bool IfTrue);
196 const TargetRegisterClass *DRC, unsigned PredR, unsigned TR,
246 Register PredR = T1I->getOperand(0).getReg(); in matchFlowPattern() local
327 FP = FlowPattern(B, PredR, TB, FB, JB); in matchFlowPattern()
702 unsigned PredR, bool IfTrue) { in predicateInstr() argument
720 MIB.addReg(PredR); in predicateInstr()
[all …]
|
| H A D | HexagonGenMux.cpp | 84 unsigned PredR = 0; member
100 unsigned DefR, PredR; member
107 : At(It), DefR(DR), PredR(PR), SrcT(TOp), SrcF(FOp), Def1(&D1), in MuxInfo()
242 if (F != CM.end() && F->second.PredR != PR) { in genMuxInBlock()
248 F->second.PredR = PR; in genMuxInBlock()
329 .addReg(MX.PredR) in genMuxInBlock()
|
| H A D | HexagonExpandCondsets.cpp | 218 MachineBasicBlock::iterator UseIt, unsigned PredR, bool Cond);
225 void renameInRange(RegisterRef RO, RegisterRef RN, unsigned PredR,
752 MachineBasicBlock::iterator UseIt, unsigned PredR, bool Cond) { in getReachingDefForPred() argument
765 if (MI->readsRegister(PredR, /*TRI=*/nullptr) && in getReachingDefForPred()
776 if (RR.Reg == PredR) { in getReachingDefForPred()
916 unsigned PredR, bool Cond, MachineBasicBlock::iterator First, in renameInRange() argument
924 if (!MI.readsRegister(PredR, /*TRI=*/nullptr) || in renameInRange()
965 Register PredR = MP.getReg(); in predicate() local
966 MachineInstr *DefI = getReachingDefForPred(RT, TfrI, PredR, Cond); in predicate()
983 if (!MI.modifiesRegister(PredR, nullptr)) in predicate()
[all …]
|
| H A D | HexagonHardwareLoops.cpp | 457 Register PredR; in findInductionRegister() local
459 if (!TII->getPredReg(Cond, PredR, PredPos, PredRegFlags)) in findInductionRegister()
462 MachineInstr *PredI = MRI->getVRegDef(PredR); in findInductionRegister()
1370 Register PredR = CmpI->getOperand(0).getReg(); in orderBumpCompare() local
1378 if (MO.getReg() == PredR) // Found an intervening use of PredR. in orderBumpCompare()
1933 Register PredR = PN->getOperand(i).getReg(); in createPreheaderForLoop() local
1939 MachineOperand MO = MachineOperand::CreateReg(PredR, false); in createPreheaderForLoop()
|
| H A D | HexagonISelLowering.cpp | 448 Register PredR = MRI.createVirtualRegister(&Hexagon::PredRegsRegClass); in LowerCallResult() local
449 SDValue TPR = DAG.getCopyToReg(FR0.getValue(1), dl, PredR, in LowerCallResult()
455 RetVal = DAG.getCopyFromReg(TPR.getValue(0), dl, PredR, MVT::i1); in LowerCallResult()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAndOrXor.cpp | 205 ICmpInst::Predicate &PredR) { in getMaskedTypeForICmpPair() argument
249 if (decomposeBitTestICmp(RHS, PredR, R11, R12, R2)) { in getMaskedTypeForICmpPair()
268 PredR = RHSCMP->getPredicate(); in getMaskedTypeForICmpPair()
318 if (!ICmpInst::isEquality(PredR)) in getMaskedTypeForICmpPair()
336 unsigned RightType = getMaskedICmpType(A, D, E, PredR); in getMaskedTypeForICmpPair()
348 ICmpInst::Predicate PredL, ICmpInst::Predicate PredR, in foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed() argument
372 if (PredR != NewCC) in foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed()
498 Value *E, ICmpInst::Predicate PredL, ICmpInst::Predicate PredR, in foldLogOpOfMaskedICmpsAsymmetric() argument
500 assert(ICmpInst::isEquality(PredL) && ICmpInst::isEquality(PredR) && in foldLogOpOfMaskedICmpsAsymmetric()
513 LHS, RHS, IsAnd, A, B, D, E, PredL, PredR, Builder)) { in foldLogOpOfMaskedICmpsAsymmetric()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | EarlyCSE.cpp | 453 CmpPredicate PredL, PredR; in isEqualImpl() local
456 match(CondR, m_Cmp(PredR, m_Specific(X), m_Specific(Y))) && in isEqualImpl()
457 CmpInst::getInversePredicate(PredL) == PredR) in isEqualImpl()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 1822 FCmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); in simplifyAndOrOfFCmps() local
1825 ((FCmpInst::isOrdered(PredR) && IsAnd) || in simplifyAndOrOfFCmps()
1826 (FCmpInst::isUnordered(PredR) && !IsAnd))) { in simplifyAndOrOfFCmps()
1833 return FCmpInst::isOrdered(PredL) == FCmpInst::isOrdered(PredR) in simplifyAndOrOfFCmps()
1839 if ((PredR == FCmpInst::FCMP_ORD || PredR == FCmpInst::FCMP_UNO) && in simplifyAndOrOfFCmps()
1848 return FCmpInst::isOrdered(PredL) == FCmpInst::isOrdered(PredR) in simplifyAndOrOfFCmps()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlanRecipes.cpp | 2906 if (auto *PredR = dyn_cast<VPPredInstPHIRecipe>(U)) in shouldPack() local
2907 return any_of(PredR->users(), [PredR](const VPUser *U) { in shouldPack()
2908 return !U->usesScalars(PredR); in shouldPack()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 7509 CmpInst::Predicate PredR = Cmp2->getCond(); in tryFoldLogicOfFCmps() local
7517 PredR = CmpInst::getSwappedPredicate(PredR); in tryFoldLogicOfFCmps()
7524 unsigned CmpCodeR = getFCmpCode(PredR); in tryFoldLogicOfFCmps()
|