| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonEarlyIfConv.cpp | 125 : SplitB(B), TrueB(TB), FalseB(FB), JoinB(JB), PredR(PR) {} in FlowPattern()
131 unsigned PredR = 0; member
146 << ", PredR:" << printReg(P.FP.PredR, &P.TRI) in operator <<()
197 MachineInstr *MI, unsigned PredR, bool IfTrue);
200 unsigned PredR, bool IfTrue);
203 const TargetRegisterClass *DRC, unsigned PredR, unsigned TR,
253 Register PredR = T1I->getOperand(0).getReg(); in matchFlowPattern() local
334 FP = FlowPattern(B, PredR, TB, FB, JB); in matchFlowPattern()
709 unsigned PredR, bool IfTrue) { in predicateInstr() argument
727 MIB.addReg(PredR); in predicateInstr()
[all …]
|
| H A D | HexagonGenMux.cpp | 92 unsigned PredR = 0; member
108 unsigned DefR, PredR; member
115 : At(It), DefR(DR), PredR(PR), SrcT(TOp), SrcF(FOp), Def1(&D1), in MuxInfo()
250 if (F != CM.end() && F->second.PredR != PR) { in genMuxInBlock()
257 F->second.PredR = PR; in genMuxInBlock()
338 .addReg(MX.PredR) in genMuxInBlock()
|
| H A D | HexagonExpandCondsets.cpp | 225 MachineBasicBlock::iterator UseIt, unsigned PredR, bool Cond);
232 void renameInRange(RegisterRef RO, RegisterRef RN, unsigned PredR,
769 MachineBasicBlock::iterator UseIt, unsigned PredR, bool Cond) { in getReachingDefForPred() argument
782 if (MI->readsRegister(PredR, /*TRI=*/nullptr) && in getReachingDefForPred()
793 if (RR.Reg == PredR) { in getReachingDefForPred()
933 unsigned PredR, bool Cond, MachineBasicBlock::iterator First, in renameInRange() argument
941 if (!MI.readsRegister(PredR, /*TRI=*/nullptr) || in renameInRange()
982 Register PredR = MP.getReg(); in predicate() local
983 MachineInstr *DefI = getReachingDefForPred(RT, TfrI, PredR, Cond); in predicate()
1000 if (!MI.modifiesRegister(PredR, nullptr)) in predicate()
[all …]
|
| H A D | HexagonHardwareLoops.cpp | 464 Register PredR; in findInductionRegister() local
466 if (!TII->getPredReg(Cond, PredR, PredPos, PredRegFlags)) in findInductionRegister()
469 MachineInstr *PredI = MRI->getVRegDef(PredR); in findInductionRegister()
1333 Register PredR = CmpI->getOperand(0).getReg(); in orderBumpCompare() local
1341 if (MO.getReg() == PredR) // Found an intervening use of PredR. in orderBumpCompare()
1896 Register PredR = PN->getOperand(i).getReg(); in createPreheaderForLoop() local
1902 MachineOperand MO = MachineOperand::CreateReg(PredR, false); in createPreheaderForLoop()
|
| H A D | HexagonISelLowering.cpp | 378 Register PredR = MRI.createVirtualRegister(&Hexagon::PredRegsRegClass); in LowerCallResult() local
379 SDValue TPR = DAG.getCopyToReg(FR0.getValue(1), dl, PredR, in LowerCallResult()
385 RetVal = DAG.getCopyFromReg(TPR.getValue(0), dl, PredR, MVT::i1); in LowerCallResult()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAndOrXor.cpp | 200 ICmpInst *RHS, ICmpInst::Predicate &PredL, ICmpInst::Predicate &PredR) { in getMaskedTypeForICmpPair() argument
241 if (decomposeBitTestICmp(R1, R2, PredR, R11, R12, R2)) { in getMaskedTypeForICmpPair()
276 if (!ICmpInst::isEquality(PredR)) in getMaskedTypeForICmpPair()
318 unsigned RightType = getMaskedICmpType(A, D, E, PredR); in getMaskedTypeForICmpPair()
330 Value *D, Value *E, ICmpInst::Predicate PredL, ICmpInst::Predicate PredR, in foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed() argument
354 if (PredR != NewCC) in foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed()
452 Value *D, Value *E, ICmpInst::Predicate PredL, ICmpInst::Predicate PredR, in foldLogOpOfMaskedICmpsAsymmetric() argument
454 assert(ICmpInst::isEquality(PredL) && ICmpInst::isEquality(PredR) && in foldLogOpOfMaskedICmpsAsymmetric()
468 PredL, PredR, Builder)) { in foldLogOpOfMaskedICmpsAsymmetric()
474 PredR, PredL, Builder)) { in foldLogOpOfMaskedICmpsAsymmetric()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | EarlyCSE.cpp | 454 CmpInst::Predicate PredL, PredR; in isEqualImpl() local
457 match(CondR, m_Cmp(PredR, m_Specific(X), m_Specific(Y))) && in isEqualImpl()
458 CmpInst::getInversePredicate(PredL) == PredR) in isEqualImpl()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlanRecipes.cpp | 1841 if (auto *PredR = dyn_cast<VPPredInstPHIRecipe>(U)) in shouldPack() local
1842 return any_of(PredR->users(), [PredR](const VPUser *U) { in shouldPack()
1843 return !U->usesScalars(PredR); in shouldPack()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 1871 FCmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); in simplifyAndOrOfFCmps() local
1873 ((FCmpInst::isOrdered(PredR) && IsAnd) || in simplifyAndOrOfFCmps()
1874 (FCmpInst::isUnordered(PredR) && !IsAnd))) { in simplifyAndOrOfFCmps()
1880 return FCmpInst::isOrdered(PredL) == FCmpInst::isOrdered(PredR) in simplifyAndOrOfFCmps()
1885 if ((PredR == FCmpInst::FCMP_ORD || PredR == FCmpInst::FCMP_UNO) && in simplifyAndOrOfFCmps()
1893 return FCmpInst::isOrdered(PredL) == FCmpInst::isOrdered(PredR) in simplifyAndOrOfFCmps()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 7172 CmpInst::Predicate PredR = Cmp2->getCond(); in tryFoldLogicOfFCmps() local
7180 PredR = CmpInst::getSwappedPredicate(PredR); in tryFoldLogicOfFCmps()
7187 unsigned CmpCodeR = getFCmpCode(PredR); in tryFoldLogicOfFCmps()
|