/freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
H A D | rk3566-powkiddy-rk2023.dts | 17 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-powkiddy-rgb30.dts | 17 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-powkiddy-rgb10max3.dts | 21 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
|
H A D | rk3568-wolfvision-pf5-display.dtsi | 42 assigned-clocks = <&cru PLL_VPLL>;
|
H A D | rk3566-anbernic-rg353x.dtsi | 82 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-radxa-cm3-io.dts | 268 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-anbernic-rg-arc.dtsi | 80 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-anbernic-rg503.dts | 171 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-pinetab2.dtsi | 265 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>; 923 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-powkiddy-x55.dts | 352 <&pmucru PLL_PPLL>, <&cru PLL_VPLL>; 907 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3568-fastrhino-r66s.dtsi | 454 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-radxa-zero-3.dtsi | 517 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-box-demo.dts | 469 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3568-nanopi-r5s.dtsi | 574 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3568-wolfvision-pf5.dts | 515 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-lubancat-1.dts | 577 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3566-odroid-m1s.dts | 650 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3568-roc-pc.dts | 634 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3568-evb1-v10.dts | 676 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
H A D | rk3568-odroid-m1.dts | 728 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
|
/freebsd/sys/dev/clk/rockchip/ |
H A D | rk3399_cru_dt.h | 10 #define PLL_VPLL 7 macro
|
H A D | rk3399_cru.c | 789 PLL(PLL_VPLL, "vpll", 0xC0),
|
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/ |
H A D | rockchip,rk3576-cru.h | 18 #define PLL_VPLL 2 macro
|
H A D | rk3399-cru.h | 17 #define PLL_VPLL 7 macro
|
H A D | rk3568-cru.h | 74 #define PLL_VPLL 5 macro
|