| /freebsd/sbin/ipf/ipsend/ |
| H A D | iptests.c | 85 # define PAUSE() ts.tv_sec = 0; ts.tv_nsec = 10000000; \ macro
88 # define PAUSE() tv.tv_sec = 0; tv.tv_usec = 10000; \ macro
134 PAUSE(); in ip_test1()
150 PAUSE(); in ip_test1()
167 PAUSE(); in ip_test1()
183 PAUSE(); in ip_test1()
203 PAUSE(); in ip_test1()
215 PAUSE(); in ip_test1()
234 PAUSE(); in ip_test1()
246 PAUSE(); in ip_test1()
[all …]
|
| /freebsd/contrib/bmake/unit-tests/ |
| H A D | dotwait.mk | 6 PAUSE= sleep 1
36 @echo ${PARALLEL_TARG}; ${PAUSE}; echo ${PARALLEL_TARG}
38 @echo ${PARALLEL_TARG}; ${PAUSE}; echo ${PARALLEL_TARG}
|
| /freebsd/sys/contrib/libsodium/builds/msvc/build/ |
| H A D | buildall.bat | 14 PAUSE
|
| /freebsd/sys/dev/aic7xxx/ |
| H A D | ahc_isa.c | 163 bus_space_write_1(tag, bsh, HCNTRL, hcntrl | PAUSE); in ahc_isa_probe()
164 while ((bus_space_read_1(tag, bsh, HCNTRL) & PAUSE) == 0) in ahc_isa_probe()
|
| H A D | aic7xxx_inline.h | 76 return ((ahc_inb(ahc, HCNTRL) & PAUSE) != 0); in ahc_is_paused()
|
| H A D | aic79xx_pci.c | 492 ahd_outb(ahd, HCNTRL, hcntrl|PAUSE); in ahd_pci_test_register_access()
|
| H A D | aic79xx_inline.h | 179 return ((ahd_inb(ahd, HCNTRL) & PAUSE) != 0); in ahd_is_paused()
|
| H A D | aic7xxx_reg.h | 1504 #define PAUSE 0x04 macro
|
| H A D | aic7xxx_pci.c | 1294 ahc_outb(ahc, HCNTRL, hcntrl|PAUSE); in ahc_pci_test_register_access()
|
| H A D | aic7xxx.reg | 762 field PAUSE 0x04
|
| H A D | aic79xx_reg.h | 2458 #define PAUSE 0x04 macro
|
| /freebsd/contrib/bsddialog/utility/ |
| H A D | util_cli.c | 140 PAUSE, enumerator
264 {"pause", no_argument, NULL, PAUSE},
766 case PAUSE: in parseargs()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86IndirectThunks.cpp | 223 BuildMI(CaptureSpec, DebugLoc(), TII->get(X86::PAUSE)); in populateThunk()
|
| H A D | X86ScheduleZnver1.td | 747 // PAUSE.
748 def : InstRW<[WriteMicrocoded], (instrs PAUSE)>;
|
| H A D | X86ScheduleZnver2.td | 757 // PAUSE.
758 def : InstRW<[WriteMicrocoded], (instrs PAUSE)>;
|
| H A D | X86ScheduleAtom.td | 716 def : InstRW<[AtomWrite01_17], (instrs LOOPNE, PAUSE)>;
|
| H A D | X86SchedSandyBridge.td | 738 def: InstRW<[SBWriteResGroup29_2], (instrs PAUSE)>;
|
| H A D | X86SchedBroadwell.td | 929 def: InstRW<[BWWriteResGroup54], (instrs PAUSE)>;
|
| H A D | X86SchedSkylakeClient.td | 912 def: InstRW<[SKLWriteResGroup55], (instrs PAUSE)>;
|
| H A D | X86SchedHaswell.td | 1443 def: InstRW<[HWWriteResGroup99], (instrs PAUSE)>;
|
| /freebsd/sys/contrib/device-tree/Bindings/mips/cavium/ |
| H A D | bootbus.txt | 44 - cavium,t-pause: A cell specifying the PAUSE timing (in nS).
|
| /freebsd/sys/cam/scsi/ |
| H A D | scsi_cd.h | 361 #define PAUSE 0x4b /* cdrom pause in 'play audio' mode */ macro
|
| /freebsd/sys/dev/sfxge/common/ |
| H A D | ef10_phy.c | 58 CHECK_CAP(PAUSE); in mcdi_phy_decode_cap()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsScheduleP5600.td | 81 TTLTIU, WAIT, PAUSE)>;
|
| H A D | MipsScheduleGeneric.td | 456 def : InstRW<[GenericWriteCOP0], (instrs EHB, PAUSE, WAIT)>;
|