Searched refs:OpPrefix (Results 1 – 11 of 11) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | X86RecognizableInstr.cpp | 113 OpPrefix = byteFromRec(Rec, "OpPrefixBits"); in RecognizableInstrBase() 207 if (OpPrefix == X86Local::PD) in insnContext() 209 else if (OpPrefix == X86Local::XS) in insnContext() 211 else if (OpPrefix == X86Local::XD) in insnContext() 213 else if (OpPrefix == X86Local::PS) in insnContext() 220 if (OpPrefix == X86Local::PD) in insnContext() 222 else if (OpPrefix == X86Local::XS) in insnContext() 224 else if (OpPrefix == X86Local::XD) in insnContext() 226 else if (OpPrefix == X86Local::PS) in insnContext() 234 if (OpPrefix == X86Local::PD) in insnContext() [all …]
|
| H A D | X86EVEX2VEXTablesEmitter.cpp | |
| H A D | X86InstrMappingEmitter.cpp | 132 if (std::tuple(OldRI.IsCodeGenOnly, OldRI.OpMap, NewRI.OpPrefix, in operator ()() 135 std::tuple(NewRI.IsCodeGenOnly, NewRI.OpMap, OldRI.OpPrefix, in operator ()()
|
| H A D | X86RecognizableInstr.h | 185 uint8_t OpPrefix; member
|
| H A D | X86FoldTablesEmitter.cpp | 372 if (std::tuple(RegRI.Encoding, RegRI.Opcode, RegRI.OpPrefix, RegRI.OpMap, in operator ()() 379 std::tuple(MemRI.Encoding, MemRI.Opcode, MemRI.OpPrefix, MemRI.OpMap, in operator ()()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrUtils.td | 38 class PS { Prefix OpPrefix = PS; } 39 class PD { Prefix OpPrefix = PD; } 40 class XD { Prefix OpPrefix = XD; } 41 class XS { Prefix OpPrefix = XS; } 485 !if(!eq(OpPrefix.Value, XS.Value), [UseSSE1], 486 !if(!eq(OpPrefix.Value, XD.Value), [UseSSE2], 487 !if(!eq(OpPrefix.Value, PD.Value), [UseSSE2], 502 !if(!eq(OpPrefix.Value, XS.Value), [UseSSE1], 503 !if(!eq(OpPrefix.Value, XD.Value), [UseSSE2], 504 !if(!eq(OpPrefix.Value, PD.Value), [UseSSE2], [all …]
|
| H A D | X86InstrFormats.td | 241 Prefix OpPrefix = !if(!eq(OpEnc, EncNormal), NoPrfx, PS); 242 bits<3> OpPrefixBits = OpPrefix.Value;
|
| H A D | X86InstrAMX.td | 634 let OpPrefix = P1 in 639 let OpPrefix = P2 in
|
| H A D | X86InstrSSE.td | 6708 let Predicates = [HasCRC32, NoEGPR], OpMap = T8, OpPrefix = XD in {
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | BUFInstructions.td | 1542 multiclass BufferAtomicPat_Common<string OpPrefix, ValueType vt, string Inst, bit isIntr = 0> { 1545 defvar Op = !cast<SDPatternOperator>(OpPrefix 1568 multiclass BufferAtomicPat<string OpPrefix, ValueType vt, string Inst, bit isIntr = 0> { 1570 defm : BufferAtomicPat_Common<OpPrefix, vt, Inst, isIntr>; 1572 defm : BufferAtomicPat_Common<OpPrefix, vt, Inst # "_VBUFFER", isIntr>; 1575 multiclass BufferAtomicIntrPat<string OpPrefix, ValueType vt, string Inst> : 1576 BufferAtomicPat<OpPrefix, vt, Inst, /* isIntr */ 1>; 1655 multiclass SIBufferAtomicPat_Common<string OpPrefix, ValueType vt, string Inst, 1659 defvar Op = !cast<SDPatternOperator>(OpPrefix 1704 multiclass SIBufferAtomicPat<string OpPrefix, ValueType vt, string Inst, [all …]
|
| H A D | MIMGInstructions.td | 1152 class MIMG_Sampler_OpList_gfx10p<dag OpPrefix, bit HasD16> { 1153 dag ret = !con(OpPrefix,
|