| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/MCTargetDesc/ |
| H A D | LoongArchMatInt.cpp | 37 Insts.push_back(Inst(LoongArch::ORI, Lo12)); in generateInstSeq()
43 Insts.push_back(Inst(LoongArch::ORI, Lo12)); in generateInstSeq()
81 if (Insts[1].Opc == LoongArch::ORI) { in generateInstSeq()
89 case LoongArch::ORI: in generateInstSeq()
104 if (Insts[1].Opc == LoongArch::ORI && N == 3) in generateInstSeq()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCMacroFusion.def | 116 FUSION_FEATURE(OriOris, hasWideImmFusion, 1, FUSION_OP_SET(ORI, ORI8),
121 FUSION_OP_SET(ORI, ORI8))
125 FUSION_OP_SET(ORI, ORI8))
|
| H A D | PPCBack2BackFusion.def | 155 ORI,
693 ORI,
|
| H A D | PPCPreEmitPeephole.cpp | 434 BuildMI(MBB, IP, dl, TII->get(PPC::ORI), InDSCR) in runOnMachineFunction()
|
| H A D | PPCInstrInfo.cpp | 3401 BuildMI(MBB, MBBI, DL, get(isPPC64 ? PPC::ORI8 : PPC::ORI), Reg) in materializeImmPostRA()
3471 Opc == PPC::ORI || Opc == PPC::ORI8 || Opc == PPC::XORI || in getForwardingDefMI()
4047 case PPC::OR: III.ImmOpcode = PPC::ORI; break; in instrHasImmForm()
4752 case PPC::ORI: in simplifyToLI()
4758 if (Opc == PPC::ORI || Opc == PPC::ORI8) in simplifyToLI()
5343 case PPC::ORI: in promoteInstr32To64ForElimEXTSW()
5378 {PPC::ORI, PPC::ORI8}, {PPC::XORI, PPC::XORI8}, in promoteInstr32To64ForElimEXTSW()
5576 case PPC::ORI: in isSignOrZeroExtended()
|
| H A D | PPCFrameLowering.cpp | 1303 BuildMI(MBB, MBBI, DL, TII.get(isPPC64 ? PPC::ORI8 : PPC::ORI), TempReg) in inlineStackProbe()
1588 : PPC::ORI ); in emitEpilogue()
2577 unsigned ORIInstr = is64Bit ? PPC::ORI8 : PPC::ORI; in eliminateCallFramePseudoInstr()
|
| H A D | PPCScheduleP7.td | 185 (instregex "^(X)?ORI(S)?(8)?$"),
|
| H A D | PPCAsmPrinter.cpp | 1672 MCInstBuilder(PPC::ORI).addReg(PPC::X2).addReg(PPC::X2).addImm(0)); in emitInstruction()
1675 MCInstBuilder(PPC::ORI).addReg(PPC::X2).addReg(PPC::X2).addImm(0)); in emitInstruction()
3222 MCInstBuilder(PPC::ORI).addReg(PPC::R0).addReg(PPC::R0).addImm(0)); in emitInstruction()
|
| H A D | PPCInstrInfo.td | 2365 def ORI : DForm_4<24, (outs gprc:$RA), (ins gprc:$RST, u16imm:$D),
2448 def : InstAlias<"nop", (ORI R0, R0, 0)>;
3143 // Arbitrary immediate support. Implement in terms of LIS/ORI.
3145 (ORI (LIS (HI16 imm:$imm)), (LO16 imm:$imm))>;
3158 (ORIS (ORI $in, (LO16 imm:$imm)), (HI16 imm:$imm))>;
5162 dag Lo1 = (ORI (LIS 0x5555), 0x5555);
5163 dag Hi1 = (ORI (LIS 0xAAAA), 0xAAAA);
5164 dag Lo2 = (ORI (LIS 0x3333), 0x3333);
5165 dag Hi2 = (ORI (LIS 0xCCCC), 0xCCCC);
5166 dag Lo4 = (ORI (LIS 0x0F0F), 0x0F0F);
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/IPO/ |
| H A D | PartialInlining.cpp | 183 SmallVector<OutlineRegionInfo, 4> ORI; member
499 OutliningInfo->ORI.push_back(RegInfo); in computeOutliningColdRegionsInfo()
976 OI->ORI) { in FunctionCloner()
988 ClonedOMRI->ORI.push_back(MappedRegionInfo); in FunctionCloner()
1085 if (ClonedOMRI->ORI.empty()) in doMultiRegionFunctionOutlining()
1102 ClonedOMRI->ORI) { in doMultiRegionFunctionOutlining()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/AsmParser/ |
| H A D | LoongArchAsmParser.cpp | 885 case LoongArch::ORI: in emitLAInstSeq()
963 LoongArchAsmParser::Inst(LoongArch::ORI, ELF::R_LARCH_ABS_LO12)); in emitLoadAddressAbs()
1045 LoongArchAsmParser::Inst(LoongArch::ORI, ELF::R_LARCH_GOT_LO12)); in emitLoadAddressGot()
1108 LoongArchAsmParser::Inst(LoongArch::ORI, ELF::R_LARCH_TLS_LE_LO12)); in emitLoadAddressTLSLE()
1137 LoongArchAsmParser::Inst(LoongArch::ORI, ELF::R_LARCH_TLS_IE_LO12)); in emitLoadAddressTLSIE()
1210 LoongArchAsmParser::Inst(LoongArch::ORI, ELF::R_LARCH_GOT_LO12)); in emitLoadAddressTLSLD()
1282 LoongArchAsmParser::Inst(LoongArch::ORI, ELF::R_LARCH_GOT_LO12)); in emitLoadAddressTLSGD()
1359 LoongArchAsmParser::Inst(LoongArch::ORI, ELF::R_LARCH_TLS_DESC_LO12)); in emitLoadAddressTLSDesc()
1442 case LoongArch::ORI: in emitLoadImm()
|
| /freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/RISCV/ |
| H A D | RISCVInstructions.h | 125 I_TYPE_INST(ORI);
277 SLTIU, XORI, ORI, ANDI, ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND,
|
| H A D | EmulateInstructionRISCV.cpp | 441 {"ORI", 0x707F, 0x6013, DecodeIType<ORI>},
771 bool operator()(ORI inst) { in operator ()()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVOptWInstrs.cpp | 246 case RISCV::ORI: { in hasAllNBitUsers()
393 case RISCV::ORI: in isSignExtendingOpW()
519 case RISCV::ORI: in isSignExtendedW()
|
| H A D | RISCVInstrInfoZb.td | 80 // Checks if this mask has a single 1 bit and cannot be used with ORI/XORI.
105 // Check if (or r, imm) can be optimized to (BSETI (ORI r, i0), i1),
564 (BSETI (XLenVT (ORI GPR:$r, (BSETINVORIMaskLow BSETINVORIMask:$i))),
|
| H A D | RISCVExpandPseudoInsts.cpp | 231 case RISCV::PseudoCCORI: NewOpc = RISCV::ORI; break; in expandCCOp()
|
| H A D | RISCVAsmPrinter.cpp | 845 MCInstBuilder(RISCV::ORI).addReg(RISCV::X6).addReg(Reg).addImm(0xF), in EmitHwasanMemaccessSymbols()
|
| H A D | RISCVInstrInfo.td | 780 def ORI : ALU_ri<0b110, "ori">;
1173 (ORI GPR:$rd, GPR:$rs1, simm12:$imm12)>;
1442 def : PatGprSimm12<or, ORI>;
2161 def : PatGprImm<binop_allwusers<or>, ORI, u32simm12>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchOptWInstrs.cpp | 242 case LoongArch::ORI: { in hasAllNBitUsers()
475 case LoongArch::ORI: in isSignExtendingOpW()
605 case LoongArch::ORI: in isSignExtendedW()
|
| H A D | LoongArchInstrInfo.cpp | 208 case LoongArch::ORI: in movImm()
269 case LoongArch::ORI: in isAsCheapAsAMove()
|
| H A D | LoongArchISelDAGToDAG.cpp | 71 case LoongArch::ORI: in INITIALIZE_PASS()
|
| H A D | LoongArchMergeBaseOffset.cpp | 364 case LoongArch::ORI: { in foldLargeOffset()
|
| H A D | LoongArchExpandPseudoInsts.cpp | 397 BuildMI(MBB, MBBI, DL, TII->get(LoongArch::ORI), Parts01) in expandLoadAddressTLSLE()
|
| /freebsd/contrib/llvm-project/lld/ELF/Arch/ |
| H A D | LoongArch.cpp | 64 ORI = 0x03800000, enumerator
1070 write32le(loc, insn(ORI, getD5(currInsn), R_ZERO, in tlsIeToLe()
1073 write32le(loc, insn(ORI, getD5(currInsn), getJ5(currInsn), in tlsIeToLe()
1150 write32le(loc, insn(ORI, R_A0, R_ZERO, val)); // ori $a0, $zero, %le_lo12 in tlsdescToLe()
1153 insn(ORI, R_A0, R_A0, lo12(val))); // ori $a0, $a0, %le_lo12 in tlsdescToLe()
|
| /freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/RuntimeDyld/ |
| H A D | RuntimeDyldELF.cpp | 711 RelocationEntry ORI(SectionID, StubTargetAddr - Section.getAddress() + 4, in resolveLoongArch64Branch() local
719 addRelocationForSymbol(ORI, Value.SymbolName); in resolveLoongArch64Branch()
724 addRelocationForSection(ORI, Value.SectionID); in resolveLoongArch64Branch()
|