Home
last modified time | relevance | path

Searched refs:MaskVec (Results 1 – 10 of 10) sorted by relevance

/freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/
H A DX86.cpp64 Value *MaskVec = CGF.Builder.CreateBitCast(Mask, MaskTy); in getMaskVecValue() local
72 MaskVec = CGF.Builder.CreateShuffleVector( in getMaskVecValue()
73 MaskVec, MaskVec, ArrayRef(Indices, NumElts), "extract"); in getMaskVecValue()
75 return MaskVec; in getMaskVecValue()
82 Value *MaskVec = getMaskVecValue( in EmitX86MaskedStore() local
86 return CGF.Builder.CreateMaskedStore(Ops[1], Ptr, Alignment, MaskVec); in EmitX86MaskedStore()
94 Value *MaskVec = getMaskVecValue( in EmitX86MaskedLoad() local
97 return CGF.Builder.CreateMaskedLoad(Ty, Ptr, Alignment, MaskVec, Ops[1]); in EmitX86MaskedLoad()
105 Value *MaskVec = getMaskVecValue( in EmitX86ExpandLoad() local
110 return CGF.Builder.CreateCall(F, { Ptr, MaskVec, Ops[1] }); in EmitX86ExpandLoad()
[all …]
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DRegisterInfoEmitter.cpp627 typedef SmallVector<LaneBitmask, 4> MaskVec; typedef
924 SequenceToOffsetTable<MaskVec> LaneMaskSeqs(/*Terminator=*/std::nullopt); in runMCDesc()
925 SmallVector<MaskVec, 4> RegUnitLaneMasks(Regs.size()); in runMCDesc()
964 MaskVec &LaneMaskVec = RegUnitLaneMasks[i]; in runMCDesc()
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DVectorUtils.cpp1153 SmallVector<int, 16> MaskVec; in createReplicatedMask() local
1156 MaskVec.push_back(i); in createReplicatedMask()
1158 return MaskVec; in createReplicatedMask()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp2161 SmallVector<int, 8> MaskVec(Mask); in getVectorShuffle() local
2167 if (MaskVec[i] >= NElts) MaskVec[i] -= NElts; in getVectorShuffle()
2172 commuteShuffle(N1, N2, MaskVec); in getVectorShuffle()
2184 if (MaskVec[i] < Offset || MaskVec[i] >= (Offset + NElts)) in getVectorShuffle()
2188 if (UndefElements[MaskVec[i] - Offset]) { in getVectorShuffle()
2189 MaskVec[i] = -1; in getVectorShuffle()
2195 MaskVec[i] = i + Offset; in getVectorShuffle()
2209 if (MaskVec[i] >= NElts) { in getVectorShuffle()
2211 MaskVec[i] = -1; in getVectorShuffle()
2214 } else if (MaskVec[i] >= 0) { in getVectorShuffle()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DAutoUpgrade.cpp2972 Value *MaskVec = getX86MaskVec(Builder, CI->getArgOperand(2), in upgradeX86IntrinsicCall() local
2977 {CI->getOperand(0), MaskVec, CI->getOperand(1)}); in upgradeX86IntrinsicCall()
2980 Value *MaskVec = in upgradeX86IntrinsicCall() local
2986 {CI->getArgOperand(1), CI->getArgOperand(0), MaskVec}); in upgradeX86IntrinsicCall()
2991 Value *MaskVec = getX86MaskVec(Builder, CI->getArgOperand(2), in upgradeX86IntrinsicCall() local
2998 IID, ResultTy, {CI->getOperand(0), CI->getOperand(1), MaskVec}); in upgradeX86IntrinsicCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp3015 SDValue MaskVec = DAG.getBuildVector(MaskVecTy, DL, Ops); in lowerVECTOR_SHUFFLE_VSHF() local
3034 return DAG.getNode(MipsISD::VSHF, DL, ResTy, MaskVec, Op1, Op0); in lowerVECTOR_SHUFFLE_VSHF()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp1708 SDValue MaskVec = DAG.getBuildVector(MaskVecTy, DL, Ops); in lowerVECTOR_SHUFFLE_VSHUF() local
1717 return DAG.getNode(LoongArchISD::VSHUF, DL, VT, MaskVec, V2, V1); in lowerVECTOR_SHUFFLE_VSHUF()
2039 SDValue MaskVec = DAG.getBuildVector(MaskVecTy, DL, MaskAlloc); in lowerVECTOR_SHUFFLE_XVSHUF() local
2040 return DAG.getNode(LoongArchISD::VSHUF, DL, VT, MaskVec, V2, V1); in lowerVECTOR_SHUFFLE_XVSHUF()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLoweringHVX.cpp2031 SDValue MaskVec = DAG.getBuildVector(VecTy, dl, Mask); in LowerHvxBitcast() local
2032 SDValue Anded = DAG.getNode(ISD::AND, dl, VecTy, Splat, MaskVec); in LowerHvxBitcast()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp11134 SDValue MaskVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, DL, VecVT, in emitVectorComparison() local
11136 SDValue InvertedMask = DAG.getNOT(DL, MaskVec, VecVT); in emitVectorComparison()
15211 SmallVector<int, 16> MaskVec; in LowerBUILD_VECTOR() local
15217 MaskVec.push_back(i); in LowerBUILD_VECTOR()
15219 MaskVec.push_back(i + NumElts); in LowerBUILD_VECTOR()
15227 DAG.getVectorShuffle(VT, DL, VEC1, VEC2, MaskVec); in LowerBUILD_VECTOR()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp4939 SmallVector<int, 16> MaskVec(NumElems); in getShuffleVectorZeroOrUndef() local
4942 MaskVec[i] = (i == Idx) ? NumElems : i; in getShuffleVectorZeroOrUndef()
4943 return DAG.getVectorShuffle(VT, SDLoc(V2), V1, V2, MaskVec); in getShuffleVectorZeroOrUndef()
9551 int MaskVec[] = { in LowerBUILD_VECTOR() local
9557 return DAG.getVectorShuffle(VT, dl, Ops[0], Ops[1], MaskVec); in LowerBUILD_VECTOR()