| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/ |
| H A D | PPCInstructionSelector.cpp | 279 uint32_t LoLZ = llvm::countl_zero<uint32_t>(Lo_32(Imm)); in findContiguousZerosAtLeast()
297 uint32_t Lo32 = Lo_32(Imm); in selectI64ImmDirect()
614 uint32_t Hi16 = (Lo_32(Imm) >> 16) & 0xffff; in selectI64Imm()
615 uint32_t Lo16 = Lo_32(Imm) & 0xffff; in selectI64Imm()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEFrameLowering.cpp | 246 .addImm(Lo_32(NumBytes)); in emitSPAdjustment()
256 .addImm(Lo_32(NumBytes)); in emitSPAdjustment()
|
| H A D | VERegisterInfo.cpp | 213 build(VE::LEAzii, clobber).addImm(0).addImm(0).addImm(Lo_32(Offset)); in prepareReplaceFI()
|
| H A D | VEInstrInfo.td | 55 return CurDAG->getTargetConstant(Lo_32(N->getZExtValue()),
73 return CurDAG->getTargetConstant(Lo_32(getFpImmVal(N) & 0xffffffff),
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/ |
| H A D | RISCVMatInt.cpp | 168 unsigned LowerLeadingOnes = llvm::countl_one(Lo_32(Val)); in extractRotateInfo()
492 if (STI.hasFeature(RISCV::FeatureStdExtZba) && Lo_32(Val) == Hi_32(Val)) { in generateTwoRegInstSeq()
|
| /freebsd/contrib/llvm-project/llvm/lib/Support/ |
| H A D | APInt.cpp | 1351 int64_t subres = int64_t(u[j+i]) - borrow - Lo_32(p); in KnuthDiv()
1352 u[j+i] = Lo_32(subres); in KnuthDiv()
1358 u[j+n] -= Lo_32(borrow); in KnuthDiv()
1366 q[j] = Lo_32(qp); in KnuthDiv()
1459 U[i * 2] = Lo_32(tmp); in divide()
1468 V[i * 2] = Lo_32(tmp); in divide()
1505 remainder = Lo_32(partial_dividend); in divide()
1510 Q[i] = Lo_32(partial_dividend / divisor); in divide()
1511 remainder = Lo_32(partial_dividend - (Q[i] * divisor)); in divide()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDKernelCodeTUtils.cpp | 397 MCConstantExpr::create(Lo_32(compute_pgm_resource_registers), Ctx); in initDefault()
496 OS.emitIntValue(Lo_32(compute_pgm_resource_registers), in EmitKernelCodeT()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | MathExtras.h | 159 constexpr uint32_t Lo_32(uint64_t Value) { in Lo_32() function
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonGenInsert.cpp | 671 return isInt<8>(Lo_32(V)) && isInt<8>(Hi_32(V)); in isSmallConstant()
|
| H A D | HexagonConstPropagation.cpp | 2248 uint32_t U32 = Lo_32(U); in evaluate()
|
| H A D | HexagonBitSimplify.cpp | 1458 unsigned Lo = Lo_32(C), Hi = Hi_32(C); in genTfrConst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelDAGToDAG.cpp | 1012 unsigned LoLZ = llvm::countl_zero<uint32_t>(Lo_32(Imm)); in findContiguousZerosAtLeast()
1026 unsigned Lo32 = Lo_32(Imm); in selectI64ImmDirect()
1267 unsigned Lo32 = Lo_32(Imm); in selectI64ImmDirectPrefix()
1417 uint32_t Hi16OfLo32 = (Lo_32(Imm) >> 16) & 0xffff; in selectI64Imm()
1418 uint32_t Lo16OfLo32 = Lo_32(Imm) & 0xffff; in selectI64Imm()
|
| /freebsd/contrib/llvm-project/llvm/lib/MC/ |
| H A D | XCOFFObjectWriter.cpp | 884 W.write<uint32_t>(is64Bit() ? Lo_32(SectionOrLength) : SectionOrLength); in writeSymbolAuxCsectEntry()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelDAGToDAG.cpp | 1679 getMaterializedScalarImm32(Lo_32(RemainderOffset), DL); in SelectFlatOffsetImpl()
1907 ? getMaterializedScalarImm32(Lo_32(RemainderOffset), DL) in SelectScratchSAddr()
|
| H A D | AMDGPUISelLowering.cpp | 5095 DAG.getConstant(Lo_32(CVal), SL, MVT::i32), in PerformDAGCombine()
5105 DAG.getConstant(Lo_32(CVal), SL, MVT::i32), in PerformDAGCombine()
|
| H A D | AMDGPUInstructionSelector.cpp | 5282 return Lo_32(*OffsetVal); in getConstantZext32Val()
|
| H A D | SIInstrInfo.cpp | 3435 return Lo_32(Imm); in foldImmediate()
|
| H A D | SIISelLowering.cpp | 11408 uint32_t ValLo = Lo_32(Val); in splitBinaryBitConstantOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/ |
| H A D | HexagonAsmParser.cpp | 1634 MCConstantExpr::create(Lo_32(Value), Context), Context); in processInstruction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Support/Windows/ |
| H A D | Path.inc | 883 Hi_32(Size), Lo_32(Size), 0);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 3466 if (Lo_32(ImmOp64) == 0) { in expandLoadSingleImmToFPR()
3511 if (Lo_32(ImmOp64) == 0) { in expandLoadDoubleImmToGPR()
3583 if ((Lo_32(ImmOp64) == 0) && in expandLoadDoubleImmToFPR()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 2385 : Lo_32(Val); in addLiteralImmOperand()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 7699 SDValue ImmL = DAG.getConstant(Lo_32(Immediate), dl, MVT::i32); in LowerBUILD_VECTORvXi1()
|