| /freebsd/contrib/llvm-project/llvm/include/llvm/Transforms/Instrumentation/ |
| H A D | AddressSanitizerCommon.h | 28 bool IsWrite; variable
39 InterestingMemoryOperand(Instruction *I, unsigned OperandNo, bool IsWrite,
44 : IsWrite(IsWrite), OpType(OpType), Alignment(Alignment), in IsWrite() function
|
| H A D | AddressSanitizer.h | 61 const bool IsWrite;
65 ASanAccessInfo(bool IsWrite, bool CompileKernel, uint8_t AccessSizeIndex);
58 const bool IsWrite; global() member
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Instrumentation/ |
| H A D | ThreadSanitizer.cpp | 418 const bool IsWrite = isa<StoreInst>(*I); in chooseInstructionsToInstrument() local
419 Value *Addr = IsWrite ? cast<StoreInst>(I)->getPointerOperand() in chooseInstructionsToInstrument()
425 if (!IsWrite) { in chooseInstructionsToInstrument()
460 if (IsWrite) { in chooseInstructionsToInstrument()
589 const bool IsWrite = isa<StoreInst>(*II.Inst); in instrumentLoadOrStore() local
590 Value *Addr = IsWrite ? cast<StoreInst>(II.Inst)->getPointerOperand() in instrumentLoadOrStore()
603 if (IsWrite && isVtableAccess(II.Inst)) { in instrumentLoadOrStore()
619 if (!IsWrite && isVtableAccess(II.Inst)) { in instrumentLoadOrStore()
625 const Align Alignment = IsWrite ? cast<StoreInst>(II.Inst)->getAlign() in instrumentLoadOrStore()
630 (IsWrite ? cast<StoreInst>(II.Inst)->isVolatile() in instrumentLoadOrStore()
[all …]
|
| H A D | MemProfiler.cpp | 211 bool IsWrite; member
235 Value *Addr, bool IsWrite);
238 bool IsWrite);
338 Access.IsWrite = false; in isInterestingMemoryAccess()
344 Access.IsWrite = true; in isInterestingMemoryAccess()
350 Access.IsWrite = true; in isInterestingMemoryAccess()
356 Access.IsWrite = true; in isInterestingMemoryAccess()
370 Access.IsWrite = true; in isInterestingMemoryAccess()
375 Access.IsWrite = false; in isInterestingMemoryAccess()
424 Type *AccessTy, bool IsWrite) { in instrumentMaskedLoadOrStore() argument
[all …]
|
| H A D | AddressSanitizer.cpp | 618 IsWrite((Packed >> kIsWriteShift) & kIsWriteMask), in ASanAccessInfo()
621 ASanAccessInfo::ASanAccessInfo(bool IsWrite, bool CompileKernel, in ASanAccessInfo() argument
623 : Packed((IsWrite << kIsWriteShift) + in ASanAccessInfo()
626 AccessSizeIndex(AccessSizeIndex), IsWrite(IsWrite), in ASanAccessInfo()
767 uint32_t TypeStoreSize, bool IsWrite,
772 uint32_t TypeStoreSize, bool IsWrite,
778 TypeSize TypeStoreSize, bool IsWrite,
786 Type *OpType, bool IsWrite,
792 bool IsWrite, size_t AccessSizeIndex,
1437 bool IsWrite = CI->getType()->isVoidTy(); in getInterestingMemoryOperands() local
[all …]
|
| H A D | HWAddressSanitizer.cpp | 329 int64_t getAccessInfo(bool IsWrite, unsigned AccessSizeIndex);
332 void instrumentMemAccessOutline(Value *Ptr, bool IsWrite,
336 void instrumentMemAccessInline(Value *Ptr, bool IsWrite,
902 int64_t HWAddressSanitizer::getAccessInfo(bool IsWrite, in getAccessInfo() argument
908 (IsWrite << HWASanAccessInfo::IsWriteShift) | in getAccessInfo()
940 void HWAddressSanitizer::instrumentMemAccessOutline(Value *Ptr, bool IsWrite, in instrumentMemAccessOutline() argument
946 const int64_t AccessInfo = getAccessInfo(IsWrite, AccessSizeIndex); in instrumentMemAccessOutline()
983 void HWAddressSanitizer::instrumentMemAccessInline(Value *Ptr, bool IsWrite, in instrumentMemAccessInline() argument
989 const int64_t AccessInfo = getAccessInfo(IsWrite, AccessSizeIndex); in instrumentMemAccessInline()
1111 IRB.CreateCall(HwasanMemoryAccessCallback[O.IsWrite][AccessSizeIndex], in instrumentMemAccess()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | LoopAccessAnalysis.cpp | 1118 bool IsWrite = Access.getInt(); in createCheckForAccess() local
1119 RtCheck.insert(TheLoop, Ptr, PtrExpr, AccessTy, IsWrite, DepId, ASId, PSE, in createCheckForAccess()
1162 bool IsWrite = Accesses.count(MemAccessInfo(Ptr, true)); in canCheckPtrAtRT() local
1163 if (IsWrite) in canCheckPtrAtRT()
1167 AccessInfos.emplace_back(Ptr, IsWrite); in canCheckPtrAtRT()
1331 bool IsWrite = AC.getInt(); in processMemAccesses() local
1335 bool IsReadOnlyPtr = ReadOnlyPtr.count(Ptr) && !IsWrite; in processMemAccesses()
1340 assert(((IsReadOnlyPtr && UseDeferred) || IsWrite || in processMemAccesses()
1344 MemAccessInfo Access(Ptr, IsWrite); in processMemAccesses()
1363 if ((IsWrite || IsReadOnlyPtr) && SetHasWrite) { in processMemAccesses()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/IPO/ |
| H A D | FunctionAttrs.cpp | 621 bool IsWrite = false; in determinePointerAccessAttrs() local
629 if (IsWrite && IsRead) in determinePointerAccessAttrs()
704 IsWrite = true; in determinePointerAccessAttrs()
730 IsWrite = true; in determinePointerAccessAttrs()
742 if (IsWrite && IsRead) in determinePointerAccessAttrs()
746 else if (IsWrite) in determinePointerAccessAttrs()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | LoopAccessAnalysis.h | 262 ArrayRef<unsigned> getOrderForAccess(Value *Ptr, bool IsWrite) const { in getOrderForAccess() argument
263 auto I = Accesses.find({Ptr, IsWrite}); in getOrderForAccess()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64LegalizerInfo.cpp | 1557 int64_t IsWrite = MI.getOperand(2).getImm(); in legalizeIntrinsic() local
1562 unsigned PrfOp = (IsWrite << 4) | // Load/Store bit in legalizeIntrinsic()
2195 int64_t IsWrite = MI.getOperand(1).getImm(); in legalizePrefetch() local
2208 unsigned PrfOp = (IsWrite << 4) | (!IsData << 3) | (Locality << 1) | IsStream; in legalizePrefetch()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVBuiltins.td | 1147 bit IsWrite = !eq(operation, OpSubgroupBlockWriteINTEL);
1153 let Fields = ["Name", "Opcode", "IsBlock", "IsWrite"];
|
| H A D | SPIRVBuiltins.cpp | 92 bool IsWrite; member
1204 IntelSubgroups->IsWrite in generateIntelSubgroupsInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86MCInstLower.cpp | 964 StringRef Name = AccessInfo.IsWrite ? "store" : "load"; in LowerASAN_CHECK_MEMACCESS()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 4796 bool IsWrite = Op.getConstantOperandVal(2); in lowerPREFETCH() local
4797 unsigned Code = IsWrite ? SystemZ::PFD_WRITE : SystemZ::PFD_READ; in lowerPREFETCH()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4245 unsigned IsWrite = Op.getConstantOperandVal(2); in LowerPREFETCH() local
4261 unsigned PrfOp = (IsWrite << 4) | // Load/Store bit in LowerPREFETCH()
5553 unsigned IsWrite = Op.getConstantOperandVal(3); in LowerINTRINSIC_VOID() local
5557 unsigned PrfOp = (IsWrite << 4) | // Load/Store bit in LowerINTRINSIC_VOID()
|