Searched refs:IsRegCall (Results 1 – 3 of 3) sorted by relevance
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/Targets/ |
| H A D | X86.cpp | 754 bool IsRegCall = State.CC == llvm::CallingConv::X86_RegCall; in classifyArgumentType() local
782 if ((IsRegCall || IsVectorCall) && in classifyArgumentType()
853 IsFastCall || IsVectorCall || IsRegCall, PaddingType); in classifyArgumentType()
1274 bool isNamedArg, bool IsRegCall = false) const;
1300 bool IsRegCall = false) const;
1406 bool IsVectorCall, bool IsRegCall) const;
1793 Class &Hi, bool isNamedArg, bool IsRegCall) const { in classify()
1997 if (!IsRegCall && Size > 512) in classify()
2710 bool isNamedArg, bool IsRegCall) const { in classifyArgumentType()
2714 classify(Ty, 0, Lo, Hi, isNamedArg, IsRegCall); in classifyArgumentType()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 646 bool IsRegCall = false; in LowerCall() local
655 IsRegCall = true; in LowerCall()
667 IsRegCall = true; in LowerCall()
676 IsRegCall = true; in LowerCall()
702 return DAG.getNode(IsRegCall ? CSKYISD::TAILReg : CSKYISD::TAIL, DL, in LowerCall()
706 Chain = DAG.getNode(IsRegCall ? CSKYISD::CALLReg : CSKYISD::CALL, DL, NodeTys, in LowerCall()
|
| /freebsd/contrib/llvm-project/clang/lib/AST/ |
| H A D | ItaniumMangle.cpp | 1539 bool IsRegCall = FD && in mangleUnqualifiedName() local
1547 else if (IsRegCall) in mangleUnqualifiedName()
|