| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoZk.td | 81 let Predicates = [HasStdExtZknd, IsRV32] in {
84 } // Predicates = [HasStdExtZknd, IsRV32]
99 let Predicates = [HasStdExtZkne, IsRV32] in {
102 } // Predicates = [HasStdExtZkne, IsRV32]
116 let Predicates = [HasStdExtZknh, IsRV32] in {
123 } // [HasStdExtZknh, IsRV32]
151 let Predicates = [HasStdExtZknd, IsRV32] in {
154 } // Predicates = [HasStdExtZknd, IsRV32]
169 let Predicates = [HasStdExtZkne, IsRV32] in {
172 } // Predicates = [HasStdExtZkne, IsRV32]
[all …]
|
| H A D | RISCVInstrInfoXqci.td | 315 mayStore = true, hasNoSchedulingInfo = true, Predicates=[IsRV32] in {
361 let EmitPriority = 0, Predicates = [IsRV32] in {
416 } // EmitPriority = 0, Predicates = [IsRV32]
781 let Predicates = [HasVendorXqcicsr, IsRV32] in {
791 } // Predicates = [HasVendorXqcicsr, IsRV32]
793 let Predicates = [HasVendorXqcisls, IsRV32] in {
803 } // Predicates = [HasVendorXqcisls, IsRV32]
805 let Predicates = [HasVendorXqcia, IsRV32] in {
827 } // Predicates = [HasVendorXqcia, IsRV32]
829 let Predicates = [HasVendorXqcibi, IsRV32] in {
[all …]
|
| H A D | RISCVInstrInfoZclsd.td | 44 let Predicates = [HasStdExtZclsd, IsRV32], DecoderNamespace = "ZcOverlap" in {
68 }// Predicates = [HasStdExtZclsd, IsRV32], DecoderNamespace = "ZcOverlap"
74 let Predicates = [HasStdExtZclsd, IsRV32] in {
89 let Predicates = [HasStdExtZclsd, IsRV32] in {
98 } // Predicates = [HasStdExtZclsd, IsRV32]
|
| H A D | RISCVInstrInfoZilsd.td | 36 let Predicates = [HasStdExtZilsd, IsRV32], DecoderNamespace = "RV32Only" in {
40 } // Predicates = [HasStdExtZilsd, IsRV32], DecoderNamespace = "RV32Only"
46 let Predicates = [HasStdExtZilsd, IsRV32] in {
|
| H A D | RISCVInstrInfoD.td | 63 def Zdinx32Ext : ExtInfo<"_IN32X", "ZdinxRV32Only", [HasStdExtZdinx, IsRV32],
224 let Predicates = [HasStdExtZdinx, IsRV32] in {
237 } // Predicates = [HasStdExtZdinx, IsRV32]
260 let Predicates = [HasStdExtZdinx, IsRV32] in {
266 } // Predicates = [HasStdExtZdinx, IsRV32]
268 // [u]int<->double conversion patterns must be gated on IsRV32 or IsRV64, so
356 let Predicates = [HasStdExtZdinx, IsRV32] in {
392 } // Predicates = [HasStdExtZdinx, IsRV32]
461 let Predicates = [HasStdExtZdinx, IsRV32] in {
479 } // Predicates = [HasStdExtZdinx, IsRV32]
[all …]
|
| H A D | RISCVInstrInfoXCV.td | 343 let Predicates = [HasVendorXCVbitmanip, IsRV32] in {
372 } // Predicates = [HasVendorXCVbitmanip, IsRV32]
374 let Predicates = [HasVendorXCVmac, IsRV32] in {
420 } // Predicates = [HasVendorXCVmac, IsRV32]
422 let Predicates = [HasVendorXCValu, IsRV32] in {
489 } // Predicates = [HasVendorXCValu, IsRV32]
491 let Predicates = [HasVendorXCVsimd, IsRV32] in {
588 let Predicates = [HasVendorXCVbi, IsRV32] in {
598 let Predicates = [HasVendorXCVmem, IsRV32] in {
636 let Predicates = [HasVendorXCVelw, IsRV32], hasSideEffects = 0,
[all …]
|
| H A D | RISCVGISel.td | 93 let Predicates = [IsRV32] in {
153 let Predicates = [IsRV32, NoStdExtZbb, NoStdExtZbkb] in
164 let Predicates = [IsRV32, NoStdExtZbb] in
188 let Predicates = [HasStdExtZbb, IsRV32] in
195 let Predicates = [HasStdExtZbkb, NoStdExtZbb, IsRV32] in
|
| H A D | RISCVInstrInfoC.td | 336 Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32] in
379 Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32] in
419 Predicates = [HasStdExtZca, IsRV32] in
525 Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32] in
585 Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32] in
728 let Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32] in {
870 let Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32] in {
873 } // Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32]
894 let Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32] in {
897 } // Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32]
[all …]
|
| H A D | RISCVInstrInfoZb.td | 417 let Predicates = [HasStdExtZbb, IsRV32] in {
420 } // Predicates = [HasStdExtZbb, IsRV32]
427 let Predicates = [HasStdExtZbbOrZbkbOrP, IsRV32] in {
430 } // Predicates = [HasStdExtZbbOrZbkbOrP, IsRV32]
446 let Predicates = [HasStdExtZbkb, IsRV32] in {
451 } // Predicates = [HasStdExtZbkb, IsRV32]
483 let Predicates = [HasStdExtZbkb, NoStdExtZbb, IsRV32] in {
485 } // Predicates = [HasStdExtZbkb, NoStdExtZbb, IsRV32]
583 let Predicates = [HasStdExtZbkb, IsRV32] in {
587 } // Predicates = [HasStdExtZbkb, IsRV32]
[all …]
|
| H A D | RISCVInstrInfoZfh.td | 77 [HasStdExtZhinx, HasStdExtZdinx, IsRV32],
80 [HasStdExtZhinxmin, HasStdExtZdinx, IsRV32],
281 // [u]int32<->float conversion patterns must be gated on IsRV32 or IsRV64, so
333 // [u]int32<->float conversion patterns must be gated on IsRV32 or IsRV64, so
494 let Predicates = [HasStdExtZfh, IsRV32] in {
514 let Predicates = [HasStdExtZhinx, IsRV32] in {
532 } // Predicates = [HasStdExtZhinx, IsRV32]
606 let Predicates = [HasStdExtZhinxmin, HasStdExtZdinx, IsRV32] in {
616 } // Predicates = [HasStdExtZhinxmin, HasStdExtZdinx, IsRV32]
|
| H A D | RISCVInstrInfoP.td | 123 let Predicates = [HasStdExtP, IsRV32] in
140 Predicates = [HasStdExtP, IsRV32] in
|
| H A D | RISCVInstrInfoZfa.td | 142 let Predicates = [HasStdExtZfa, HasStdExtD, IsRV32] in {
154 } // Predicates = [HasStdExtZfa, HasStdExtD, IsRV32]
293 let Predicates = [HasStdExtZfa, HasStdExtD, IsRV32] in {
|
| H A D | RISCVInstrInfoZa.td | 62 let Predicates = [HasStdExtZacas, IsRV32], DecoderNamespace = "RV32Only" in {
64 } // Predicates = [HasStdExtZacas, IsRV32]
|
| H A D | RISCVInstrInfoF.td | 564 // [u]int32<->float conversion patterns must be gated on IsRV32 or IsRV64, so
739 let Predicates = [HasStdExtF, IsRV32] in {
745 let Predicates = [HasStdExtZfinx, IsRV32] in {
751 let Predicates = [HasStdExtF, IsRV32] in {
769 } // Predicates = [HasStdExtF, IsRV32]
771 let Predicates = [HasStdExtZfinx, IsRV32] in {
789 } // Predicates = [HasStdExtZfinx, IsRV32]
|
| H A D | RISCVInstrInfoZalasr.td | 97 let Predicates = [HasStdExtZalasr, IsRV32] in {
|
| H A D | RISCVInstrInfoXTHead.td | 654 let Predicates = [HasVendorXTHeadMac, IsRV32] in {
661 } // Predicates = [HasVendorXTHeadMac, IsRV32]
786 let Predicates = [HasVendorXTHeadMemIdx, IsRV32] in {
|
| H A D | RISCVInstrInfoA.td | 178 let Predicates = [HasAtomicLdSt, IsRV32] in {
|
| H A D | RISCVInstrInfo.td | 1106 let Predicates = [IsRV32] in {
1110 } // Predicates = [IsRV32]
1469 (SRAI (i32 (SLLI $rs, 31)), 31)>, Requires<[IsRV32]>;
2193 let Predicates = [IsRV32], usesCustomInserter = 1, hasNoSchedulingInfo = 1 in
|
| H A D | RISCVFeatures.td | 1652 : SubtargetFeature<"32bit", "IsRV32", "true", "Implements RV32">;
1658 def IsRV32 : Predicate<"!Subtarget->is64Bit()">,
|
| /freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/JITLink/ |
| H A D | ELF_riscv.cpp | 501 bool IsRV32; member
528 Aux.Config.IsRV32 = G.getTargetTriple().isRISCV32(); in initRelaxAux()
607 } else if (Config.HasRVC && Config.IsRV32 && isInt<12>(Displace) && RD == 1) { in relaxCall()
|