/freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
H A D | VTEmitter.cpp | 119 bool IsFP = VT->getValueAsBit("isFP"); in run() local 132 IsFP && IsVector && !IsScalable); in run() 133 UpdateVTRange("FP_SCALABLE_VECTOR_VALUETYPE", Name, IsFP && IsScalable); in run() 138 UpdateVTRange("FP_VALUETYPE", Name, IsFP && !IsVector); in run() 148 << (IsFP ? Name[0] == 'f' ? 3 : 1 : 0) << ", " in run() 187 bool IsFP = VT->getValueAsBit("isFP"); in run() local 189 if (!IsInteger && !IsVector && !IsFP) in run()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/ |
H A D | X86RegisterBankInfo.cpp | 378 bool IsFP = any_of(MRI.use_nodbg_instructions(cast<GLoad>(MI).getDstReg()), in getInstrMapping() local 386 getInstrPartialMappingIdxs(MI, MRI, IsFP, OpRegBankIdx); in getInstrMapping() 395 bool IsFP = onlyDefinesFP(*DefMI, MRI, TRI); in getInstrMapping() local 396 getInstrPartialMappingIdxs(MI, MRI, IsFP, OpRegBankIdx); in getInstrMapping()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | Utils.h | 531 bool IsFP); 535 bool IsFP); 539 int64_t getICmpTrueVal(const TargetLowering &TLI, bool IsVector, bool IsFP);
|
H A D | MachineIRBuilder.h | 723 unsigned getBoolExtOp(bool IsVec, bool IsFP) const; 728 bool IsFP); 735 bool IsFP);
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelDAGToDAG.cpp | 6350 bool IsFP = ValueSVT.isFloatingPoint(); in Select() local 6357 Opc = IsFP ? X86::VGATHERDPSZ128rm : X86::VPGATHERDDZ128rm; in Select() 6359 Opc = IsFP ? X86::VGATHERDPSZ256rm : X86::VPGATHERDDZ256rm; in Select() 6361 Opc = IsFP ? X86::VGATHERDPSZrm : X86::VPGATHERDDZrm; in Select() 6363 Opc = IsFP ? X86::VGATHERDPDZ128rm : X86::VPGATHERDQZ128rm; in Select() 6365 Opc = IsFP ? X86::VGATHERDPDZ256rm : X86::VPGATHERDQZ256rm; in Select() 6367 Opc = IsFP ? X86::VGATHERDPDZrm : X86::VPGATHERDQZrm; in Select() 6369 Opc = IsFP ? X86::VGATHERQPSZ128rm : X86::VPGATHERQDZ128rm; in Select() 6371 Opc = IsFP ? X86::VGATHERQPSZ256rm : X86::VPGATHERQDZ256rm; in Select() 6373 Opc = IsFP ? X86::VGATHERQPSZrm : X86::VPGATHERQDZrm; in Select() [all …]
|
H A D | X86MCInstLower.cpp | 1583 bool IsFP = EltTy->isHalfTy() || EltTy->isFloatTy() || EltTy->isDoubleTy(); in printConstant() local 1592 else if (IsFP) in printConstant()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsSEISelLowering.h | 112 bool IsFP) const;
|
H A D | MipsSEISelLowering.cpp | 3321 bool IsFP) const { in emitINSERT_DF_VIDX() 3368 if (IsFP) { in emitINSERT_DF_VIDX() 3394 if (IsFP) { in emitINSERT_DF_VIDX()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | MachineIRBuilder.cpp | 511 unsigned MachineIRBuilder::getBoolExtOp(bool IsVec, bool IsFP) const { in getBoolExtOp() 513 switch (TLI->getBooleanContents(IsVec, IsFP)) { in getBoolExtOp() 525 bool IsFP) { in buildBoolExt() argument 526 unsigned ExtOp = getBoolExtOp(getMRI()->getType(Op.getReg()).isVector(), IsFP); in buildBoolExt() 533 bool IsFP) { in buildBoolExtInReg() argument 535 switch (TLI->getBooleanContents(IsVector, IsFP)) { in buildBoolExtInReg()
|
H A D | Utils.cpp | 1594 bool IsFP) { in isConstTrueVal() argument 1595 switch (TLI.getBooleanContents(IsVector, IsFP)) { in isConstTrueVal() 1607 bool IsVector, bool IsFP) { in isConstFalseVal() argument 1608 switch (TLI.getBooleanContents(IsVector, IsFP)) { in isConstFalseVal() 1619 bool IsFP) { in getICmpTrueVal() argument 1620 switch (TLI.getBooleanContents(IsVector, IsFP)) { in getICmpTrueVal()
|
H A D | GISelKnownBits.cpp | 798 bool IsFP = Opcode == TargetOpcode::G_FCMP; in computeNumSignBits() local 801 auto BC = TL.getBooleanContents(DstTy.isVector(), IsFP); in computeNumSignBits()
|
H A D | CombinerHelper.cpp | 3388 int64_t Cst, bool IsVector, bool IsFP) { in isConstValidTrue() argument 3391 isConstTrueVal(TLI, Cst, IsVector, IsFP); in isConstValidTrue() 3415 bool IsFP = false; in matchNotCmp() local 3427 if (IsFP) in matchNotCmp() 3435 IsFP = true; in matchNotCmp() 3459 if (!isConstValidTrue(TLI, Ty.getScalarSizeInBits(), *MaybeCst, true, IsFP)) in matchNotCmp() 3464 if (!isConstValidTrue(TLI, Ty.getSizeInBits(), Cst, false, IsFP)) in matchNotCmp()
|
/freebsd/contrib/llvm-project/llvm/lib/IR/ |
H A D | IntrinsicInst.cpp | 796 bool IsFP = true; in getPredicate() local 804 IsFP = ISFP; \ in getPredicate() 810 return IsFP ? getFPPredicateFromMD(getArgOperand(*CCArgIdx)) in getPredicate()
|
/freebsd/contrib/llvm-project/clang/include/clang/Basic/ |
H A D | RISCVVTypes.def | 15 // - RVV_VECTOR_TYPE(Name, Id, SingletonId, NumEls, ElBits, IsSigned, IsFP, 40 // - IsFP is true for vectors of floating-point elements. 50 IsFP, IsBF) \
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | LowerMatrixIntrinsics.cpp | 836 bool IsFP = I.getType()->isFPOrFPVectorTy(); in sinkTranspose() local 837 auto *Mul = IsFP ? LocalBuilder.CreateFMul(T0, T1, "mmul") in sinkTranspose() 856 bool IsFP = I.getType()->isFPOrFPVectorTy(); in sinkTranspose() local 857 auto *Add = IsFP ? LocalBuilder.CreateFAdd(T0, T1, "madd") in sinkTranspose() 1535 bool IsFP = Result.getElementType()->isFloatingPointTy(); in emitMatrixMultiply() local 1567 IsFP, Builder, FMF.allowContract(), NumComputeOps); in emitMatrixMultiply() 1594 IsFP, Builder, FMF.allowContract(), NumComputeOps); in emitMatrixMultiply()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 1558 NodeType getExtForLoadExtType(bool IsFP, LoadExtType);
|
/freebsd/contrib/llvm-project/llvm/lib/Bitcode/Reader/ |
H A D | BitcodeReader.cpp | 1279 bool IsFP = Ty->isFPOrFPVectorTy(); in getDecodedUnaryOpcode() local 1281 if (!IsFP && !Ty->isIntOrIntVectorTy()) in getDecodedUnaryOpcode() 1288 return IsFP ? Instruction::FNeg : -1; in getDecodedUnaryOpcode() 1293 bool IsFP = Ty->isFPOrFPVectorTy(); in getDecodedBinaryOpcode() local 1295 if (!IsFP && !Ty->isIntOrIntVectorTy()) in getDecodedBinaryOpcode() 1302 return IsFP ? Instruction::FAdd : Instruction::Add; in getDecodedBinaryOpcode() 1304 return IsFP ? Instruction::FSub : Instruction::Sub; in getDecodedBinaryOpcode() 1306 return IsFP ? Instruction::FMul : Instruction::Mul; in getDecodedBinaryOpcode() 1308 return IsFP ? -1 : Instruction::UDiv; in getDecodedBinaryOpcode() 1310 return IsFP ? Instruction::FDiv : Instruction::SDiv; in getDecodedBinaryOpcode() [all …]
|
/freebsd/contrib/llvm-project/llvm/include/llvm/AsmParser/ |
H A D | LLParser.h | 645 bool IsFP); 647 unsigned Opc, bool IsFP);
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
H A D | AMDGPUInstPrinter.h | 100 raw_ostream &O, bool IsFP);
|
H A D | AMDGPUInstPrinter.cpp | 639 raw_ostream &O, bool IsFP) { in printImmediate64() argument 667 else if (IsFP) { in printImmediate64()
|
/freebsd/contrib/llvm-project/llvm/lib/AsmParser/ |
H A D | LLParser.cpp | 7563 unsigned Opc, bool IsFP) { in parseUnaryOp() argument 7568 bool Valid = IsFP ? LHS->getType()->isFPOrFPVectorTy() in parseUnaryOp() 7690 unsigned Opc, bool IsFP) { in parseArithmetic() argument 7697 bool Valid = IsFP ? LHS->getType()->isFPOrFPVectorTy() in parseArithmetic() 8328 bool IsFP = false; in parseAtomicRMW() local 8357 IsFP = true; in parseAtomicRMW() 8361 IsFP = true; in parseAtomicRMW() 8365 IsFP = true; in parseAtomicRMW() 8369 IsFP = true; in parseAtomicRMW() 8397 } else if (IsFP) { in parseAtomicRMW()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
H A D | AArch64Disassembler.cpp | 969 bool IsFP = fieldFromInstruction(insn, 26, 1); in DecodeSignedLdStInstruction() local 972 if (IsLoad && IsIndexed && !IsFP && Rn != 31 && Rt == Rn) in DecodeSignedLdStInstruction()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
H A D | M68kISelLowering.cpp | 1754 bool IsFP, SDValue &LHS, SDValue &RHS, in TranslateM68kCC() argument 1756 if (!IsFP) { in TranslateM68kCC() 2198 bool IsFP = Op1.getSimpleValueType().isFloatingPoint(); in LowerSETCC() local 2199 unsigned M68kCC = TranslateM68kCC(CC, DL, IsFP, Op0, Op1, DAG); in LowerSETCC()
|
/freebsd/contrib/llvm-project/clang/lib/AST/ |
H A D | ASTContext.cpp | 2198 IsSigned, IsFP, IsBF) \ in getTypeInfoImpl() argument 2221 IsFP, IsBF) \ in getTypeInfoImpl() argument 4391 IsSigned, IsFP, IsBF) \ in getScalableVectorType() argument 4396 IsFP && !IsBF) || \ in getScalableVectorType() 4398 IsBF && !IsFP)) && \ in getScalableVectorType() 4410 IsFP, IsBF) \ in getScalableVectorType() argument 4415 IsFP && !IsBF) || \ in getScalableVectorType() 4417 IsBF && !IsFP)) && \ in getScalableVectorType()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUInstructionSelector.cpp | 2531 bool IsFP = false; in selectG_CONSTANT() local 2537 IsFP = true; in selectG_CONSTANT() 2551 AMDGPU::isValid32BitLiteral(I.getOperand(1).getImm(), IsFP)) { in selectG_CONSTANT()
|