| /freebsd/sys/contrib/device-tree/src/arm/nxp/imx/ |
| H A D | imx6qdl-dhcom-picoitx.dtsi | 37 "", "", "", "", "", "PicoITX-In1", "DHCOM-INT", "DHCOM-H",
|
| H A D | imx6ull-dhcom-picoitx.dts | 77 "PicoITX-In1", "", "", "PicoITX-Out1",
|
| H A D | imx6ull-dhcom-drc02.dts | 71 "DRC02-In1", "DHCOM-H", "", "",
|
| H A D | imx6qdl-dhcom-drc02.dtsi | 43 "", "", "", "DRC02-In1", "", "", "", "";
|
| H A D | imx6dl-eckelmann-ci4x10.dts | 148 MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x00000000 /* In1 */
|
| /freebsd/sys/contrib/device-tree/src/arm/st/ |
| H A D | stm32mp15xx-dhcom-picoitx.dtsi | 60 "", "", "PicoITX-In1", "",
|
| H A D | stm32mp15xx-dhcom-drc02.dtsi | 52 gpio-line-names = "DRC02-In1", "DHCOM-O", "DHCOM-H", "DHCOM-I",
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 44 static bool addWithOverflow(APInt &Result, const APInt &In1, in addWithOverflow() argument
48 Result = In1.sadd_ov(In2, Overflow); in addWithOverflow()
50 Result = In1.uadd_ov(In2, Overflow); in addWithOverflow()
57 static bool subWithOverflow(APInt &Result, const APInt &In1, in subWithOverflow() argument
61 Result = In1.ssub_ov(In2, Overflow); in subWithOverflow()
63 Result = In1.usub_ov(In2, Overflow); in subWithOverflow()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 5193 SDValue In1, In2, In3, In4; in ExpandIntRes_FunnelShift() local
5195 GetExpandedInteger(N->getOperand(1), In1, In2); in ExpandIntRes_FunnelShift()
5196 EVT HalfVT = In1.getValueType(); in ExpandIntRes_FunnelShift()
5216 SDValue Select1 = DAG.getNode(ISD::SELECT, DL, HalfVT, Cond, In1, In2); in ExpandIntRes_FunnelShift()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 9948 SDValue In1 = Op.getOperand(0); in LowerFCOPYSIGN() local
9963 In1 = convertToScalableVector(DAG, ContainerVT, In1); in LowerFCOPYSIGN()
9966 SDValue Res = DAG.getNode(ISD::FCOPYSIGN, DL, ContainerVT, In1, In2); in LowerFCOPYSIGN()
9982 DAG.getTargetInsertSubreg(Idx, DL, VecVT, DAG.getUNDEF(VecVT), In1); in LowerFCOPYSIGN()
9986 VecVal1 = BitCast(VecVT, In1, DAG); in LowerFCOPYSIGN()
10006 unsigned BitWidth = In1.getScalarValueSizeInBits(); in LowerFCOPYSIGN()
25014 SDValue In1 = N->getOperand(1); in performBSPExpandForSVE() local
25018 SDValue Sel = DAG.getNode(ISD::AND, DL, VT, Mask, In1); in performBSPExpandForSVE()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 11182 Value *In1 = PHI1->getIncomingValue(I); in isGatherShuffledSingleRegisterEntry() local
11183 if (isConstant(In) && isConstant(In1)) in isGatherShuffledSingleRegisterEntry()
11185 if (!getSameOpcode({In, In1}, *TLI).getOpcode()) in isGatherShuffledSingleRegisterEntry()
11188 cast<Instruction>(In1)->getParent()) in isGatherShuffledSingleRegisterEntry()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 55578 SDValue In0, In1; in matchPMADDWD_2() local
55617 In1 = N01In; in matchPMADDWD_2()
55622 In1.getValueSizeInBits() < VT.getSizeInBits()) in matchPMADDWD_2()
55631 if (In0 != N00In || In1 != N01In || In0 != N10In || In1 != N11In) in matchPMADDWD_2()
55654 if (OutVT16.bitsLT(In1.getValueType())) { in matchPMADDWD_2()
55655 In1 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, OutVT16, In1, in matchPMADDWD_2()
55658 return SplitOpsAndApply(DAG, Subtarget, DL, VT, { In0, In1 }, in matchPMADDWD_2()
|