| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | FastISel.cpp | 384 Register IdxN = getRegForValue(Idx); in getRegForGEPIndex() local
385 if (!IdxN) in getRegForGEPIndex()
392 IdxN = fastEmit_r(IdxVT.getSimpleVT(), PtrVT, ISD::SIGN_EXTEND, IdxN); in getRegForGEPIndex()
394 IdxN = in getRegForGEPIndex()
395 fastEmit_r(IdxVT.getSimpleVT(), PtrVT, ISD::TRUNCATE, IdxN); in getRegForGEPIndex()
397 return IdxN; in getRegForGEPIndex()
572 uint64_t IdxN = CI->getValue().sextOrTrunc(64).getSExtValue(); in selectGetElementPtr() local
573 TotalOffs += GTI.getSequentialElementStride(DL) * IdxN; in selectGetElementPtr()
591 Register IdxN = getRegForGEPIndex(VT, Idx); in selectGetElementPtr() local
592 if (!IdxN) // Unhandled operand. Halt "fast" selection and bail. in selectGetElementPtr()
[all …]
|
| H A D | SelectionDAGBuilder.cpp | 4372 SDValue IdxN = getValue(Idx); in visitGetElementPtr() local
4374 if (!IdxN.getValueType().isVector() && IsVectorGEP) { in visitGetElementPtr()
4375 EVT VT = EVT::getVectorVT(*Context, IdxN.getValueType(), in visitGetElementPtr()
4377 IdxN = DAG.getSplat(VT, dl, IdxN); in visitGetElementPtr()
4382 IdxN = DAG.getSExtOrTrunc(IdxN, dl, N.getValueType()); in visitGetElementPtr()
4391 IdxN = DAG.getNode(ISD::MUL, dl, N.getValueType(), IdxN, VScale); in visitGetElementPtr()
4398 IdxN = DAG.getNode(ISD::SHL, dl, in visitGetElementPtr()
4399 N.getValueType(), IdxN, in visitGetElementPtr()
4400 DAG.getConstant(Amt, dl, IdxN.getValueType())); in visitGetElementPtr()
4403 IdxN.getValueType()); in visitGetElementPtr()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 1407 auto *IdxN = dyn_cast<ConstantSDNode>(IdxV.getNode()); in insertHvxSubvectorReg()
1408 if (!IdxN || !IdxN->isZero()) { in insertHvxSubvectorReg() local
1431 if (RolBase != 4 || !IdxN || !IdxN->isZero()) { in insertHvxSubvectorReg()
1467 auto *IdxN = dyn_cast<ConstantSDNode>(IdxV.getNode()); in insertHvxSubvectorPred()
1468 if (!IdxN || !IdxN->isZero()) { in insertHvxSubvectorPred() local
1483 if (!IdxN || !IdxN in insertHvxSubvectorPred()
832 auto *IdxN = dyn_cast<ConstantSDNode>(SplatV.getNode()); buildHvxVectorReg() local
[all...] |
| H A D | HexagonISelDAGToDAGHVX.cpp | 2578 auto IdxN = cast<ConstantSDNode>(N->getOperand(1)); selectExtractSubvector() local
|
| H A D | HexagonISelLowering.cpp | 2694 if (auto *IdxN = dyn_cast<ConstantSDNode>(IdxV)) { in extractVector() local
2695 unsigned Off = IdxN->getZExtValue() * ElemWidth; in extractVector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 4958 Register IdxN = getRegForValue(Idx); in getRegForGEPIndex() local
4959 if (IdxN == 0) in getRegForGEPIndex()
4967 IdxN = emitIntExt(IdxVT.getSimpleVT(), IdxN, PtrVT, /*isZExt=*/false); in getRegForGEPIndex()
4970 return IdxN; in getRegForGEPIndex()
5016 unsigned IdxN = getRegForGEPIndex(Idx); in selectGetElementPtr() local
5017 if (!IdxN) in selectGetElementPtr()
5024 IdxN = emitMul_rr(VT, IdxN, C); in selectGetElementPtr()
5025 if (!IdxN) in selectGetElementPtr()
5028 N = fastEmit_rr(VT, VT, ISD::ADD, N, IdxN); in selectGetElementPtr()
|
| /freebsd/contrib/llvm-project/llvm/lib/IR/ |
| H A D | Verifier.cpp | 6110 unsigned IdxN = cast<ConstantInt>(Idx)->getZExtValue(); in visitIntrinsicCall() local
6121 Check(IdxN % SubVecEC.getKnownMinValue() == 0, in visitIntrinsicCall()
6129 Check(IdxN < VecEC.getKnownMinValue() && in visitIntrinsicCall()
6130 IdxN + SubVecEC.getKnownMinValue() <= VecEC.getKnownMinValue(), in visitIntrinsicCall()
6139 unsigned IdxN = cast<ConstantInt>(Idx)->getZExtValue(); in visitIntrinsicCall() local
6151 Check(IdxN % ResultEC.getKnownMinValue() == 0, in visitIntrinsicCall()
6159 Check(IdxN < VecEC.getKnownMinValue() && in visitIntrinsicCall()
6160 IdxN + ResultEC.getKnownMinValue() <= VecEC.getKnownMinValue(), in visitIntrinsicCall()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCalls.cpp | 3219 unsigned IdxN = cast<ConstantInt>(Idx)->getZExtValue(); in visitCallInst() local
3239 for (unsigned i = 0; i != IdxN; ++i) in visitCallInst()
3243 for (unsigned i = IdxN + SubVecNumElts; i != DstNumElts; ++i) in visitCallInst()
3285 unsigned IdxN = cast<ConstantInt>(Idx)->getZExtValue(); in visitCallInst() local
3300 Mask.push_back(IdxN + i); in visitCallInst()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 6738 unsigned IdxN = cast<ConstantInt>(Op1)->getZExtValue(); in simplifyBinaryIntrinsic() local
6742 IdxN == 0 && X->getType() == ReturnType) in simplifyBinaryIntrinsic()
6879 unsigned IdxN = cast<ConstantInt>(Idx)->getZExtValue(); in simplifyIntrinsic() local
6883 (Q.isUndefValue(Vec) || Vec == X) && IdxN == 0 && in simplifyIntrinsic()
|