/freebsd/contrib/llvm-project/clang/lib/CodeGen/ |
H A D | CGBuilder.h | 63 Address createConstGEP2_32(Address Addr, unsigned Idx0, unsigned Idx1, in createConstGEP2_32() argument 69 Addr.getElementType(), emitRawPointerFromAddress(Addr), Idx0, Idx1, in createConstGEP2_32() 73 Addr.getElementType(), emitRawPointerFromAddress(Addr), Idx0, Idx1, in createConstGEP2_32() 324 Address CreateConstInBoundsGEP2_32(Address Addr, unsigned Idx0, unsigned Idx1, 326 return createConstGEP2_32<true>(Addr, Idx0, Idx1, Name); 330 Address CreateConstGEP2_32(Address Addr, unsigned Idx0, unsigned Idx1, 332 return createConstGEP2_32<false>(Addr, Idx0, Idx1, Name);
|
H A D | CGBuiltin.cpp | 11845 llvm::Value *Idx0 = llvm::ConstantInt::get(SizeTy, 0); in EmitAArch64BuiltinExpr() local 11847 Value *Op0 = Builder.CreateExtractElement(Vec, Idx0, "lane0"); in EmitAArch64BuiltinExpr() 11857 llvm::Value *Idx0 = llvm::ConstantInt::get(SizeTy, 0); in EmitAArch64BuiltinExpr() local 11859 Value *Op0 = Builder.CreateExtractElement(Vec, Idx0, "lane0"); in EmitAArch64BuiltinExpr() 11869 llvm::Value *Idx0 = llvm::ConstantInt::get(SizeTy, 0); in EmitAArch64BuiltinExpr() local 11871 Value *Op0 = Builder.CreateExtractElement(Vec, Idx0, "lane0"); in EmitAArch64BuiltinExpr()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
H A D | IRBuilder.h | 1884 Value *CreateConstGEP1_32(Type *Ty, Value *Ptr, unsigned Idx0, 1886 Value *Idx = ConstantInt::get(Type::getInt32Ty(Context), Idx0); 1894 Value *CreateConstInBoundsGEP1_32(Type *Ty, Value *Ptr, unsigned Idx0, 1896 Value *Idx = ConstantInt::get(Type::getInt32Ty(Context), Idx0); 1904 Value *CreateConstGEP2_32(Type *Ty, Value *Ptr, unsigned Idx0, unsigned Idx1, 1907 ConstantInt::get(Type::getInt32Ty(Context), Idx0), 1917 Value *CreateConstInBoundsGEP2_32(Type *Ty, Value *Ptr, unsigned Idx0, 1920 ConstantInt::get(Type::getInt32Ty(Context), Idx0), 1930 Value *CreateConstGEP1_64(Type *Ty, Value *Ptr, uint64_t Idx0, 1932 Value *Idx = ConstantInt::get(Type::getInt64Ty(Context), Idx0); [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
H A D | LoongArchInstrInfo.td | 1197 foreach Idx0 = 1...4 in { 1199 defvar CImm = !add(1, !shl(!add(1, !shl(1, Idx0)), Idx1)); 1201 (ALSL_W (ALSL_W GPR:$r, GPR:$r, (i32 Idx0)), 1205 foreach Idx0 = 1...4 in { 1207 defvar Cb = !add(1, !shl(1, Idx0)); 1210 (ALSL_W (ALSL_W GPR:$r, GPR:$r, (i32 Idx0)), 1211 (ALSL_W GPR:$r, GPR:$r, (i32 Idx0)), (i32 Idx1))>; 1217 foreach Idx0 = 1...4 in { 1219 defvar CImm = !add(1, !shl(!add(1, !shl(1, Idx0)), Idx1)); 1221 (ALSL_W (ALSL_W GPR:$r, GPR:$r, (i64 Idx0)), [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64RegisterBankInfo.cpp | 828 AArch64GenRegisterBankInfo::PartialMappingIdx Idx0 = in getInstrMapping() local 831 OpRegBankIdx = {Idx0, in getInstrMapping()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SILoadStoreOptimizer.cpp | 1829 unsigned Idx0; in getSubRegIdxs() local 1845 Idx0 = Idxs[Paired.Width][CI.Width - 1]; in getSubRegIdxs() 1847 Idx0 = Idxs[0][CI.Width - 1]; in getSubRegIdxs() 1851 return {Idx0, Idx1}; in getSubRegIdxs()
|
H A D | SIISelLowering.cpp | 7415 const int Idx0 = SVN->getMaskElt(I); in lowerVECTOR_SHUFFLE() local 7417 int VecIdx0 = Idx0 < SrcNumElts ? 0 : 1; in lowerVECTOR_SHUFFLE() 7419 int EltIdx0 = Idx0 < SrcNumElts ? Idx0 : Idx0 - SrcNumElts; in lowerVECTOR_SHUFFLE()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonVectorCombine.cpp | 2787 Value *Idx0 = Gep0->getOperand(1); in calculatePointerDifference() local 2792 Simplify(CallBuilder(B, CreateSub(Idx0, Idx1))))) in calculatePointerDifference() 2795 KnownBits Known0 = getKnownBits(Idx0, Gep0); in calculatePointerDifference() 2801 Value *MaskU = ConstantInt::get(Idx0->getType(), Unknown); in calculatePointerDifference() 2802 Value *AndU0 = Simplify(CallBuilder(B, CreateAnd(Idx0, MaskU))); in calculatePointerDifference() 2813 Value *AndK0 = Simplify(CallBuilder(B, CreateAnd(Idx0, MaskK))); in calculatePointerDifference()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 39562 unsigned Idx0 = (M0 & 2) ? (SrcVT.getVectorNumElements() / 2) : 0; in canonicalizeShuffleMaskWithHorizOp() local 39564 SDValue V0 = extract128BitVector(BC[0].getOperand(M0 & 1), Idx0, DAG, DL); in canonicalizeShuffleMaskWithHorizOp() 56286 uint64_t Idx0 = Ops[0].getConstantOperandVal(1); in combineConcatVectorOps() local 56288 uint64_t Idx = ((Idx1 & 3) << 2) | (Idx0 & 3); in combineConcatVectorOps()
|