| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InstructionSelect.cpp | 90 InstructionSelector *ISel = MF.getSubtarget().getInstructionSelector(); in runOnMachineFunction() local
91 ISel->setTargetPassConfig(&TPC); in runOnMachineFunction()
106 assert(ISel && "Cannot work without InstructionSelector"); in runOnMachineFunction()
107 ISel->setupMF(MF, KB, &CoverageInfo, PSI, BFI); in runOnMachineFunction()
111 ISel->setRemarkEmitter(&MORE); in runOnMachineFunction()
135 ISel->CurMBB = MBB; in runOnMachineFunction()
193 if (!ISel->select(MI)) { in runOnMachineFunction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAGHVX.cpp | 925 HexagonDAGToDAGISel &ISel; member
931 : Lower(getHexagonLowering(G)), ISel(HS), DAG(G), in HvxSelector()
1179 Ops.push_back(ISel.selectUndef(dl, MVT(SVT))); in materialize()
1215 ISel.ReplaceNode(InpN, OutN); in materialize()
1767 ISel.ReplaceNode(ISelN, N0); in select()
1832 ISel.ReplaceNode(ISelN, N0); in select()
1842 ISel.Select(S); in select()
1874 Ops.push_back(ISel.selectUndef(dl, LegalTy)); in scalarizeShuffle()
1918 ISel.ReplaceNode(N, IS.getNode()); in scalarizeShuffle()
2587 ISel in selectExtractSubvector()
[all...] |
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrCall.td | 33 // inserter hook after DAG ISel, so passes over MachineInstrs will only ever
|
| H A D | WebAssemblyInstrFormats.td | 48 // instructions are used for ISel and all MI passes. The stack versions of the
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | Relocation.txt | 37 to ISel which in turn relies on TableGen patterns to choose subtarget
|
| H A D | MSA.txt | 5 optimisation, reduce the size of the ISel matcher, and reduce repetition in
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VVPInstrInfo.td | 18 // TODO explain how VVP nodes relate to VP SDNodes once VP ISel is uptream.
|
| H A D | VEInstrInfo.td | 1584 // Basic cast between registers. This is often used in ISel patterns, so make
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | IntrinsicsWebAssembly.td | 346 // TODO: Replace these intrinsic with normal ISel patterns once the XXX
|
| H A D | VPIntrinsics.def | 562 // VP_SETCC (ISel only)
|
| H A D | IntrinsicsARM.td | 21 // and return value are essentially chains, used to force ordering during ISel.
|
| H A D | IntrinsicsAArch64.td | 92 // ordering during ISel.
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMInstrThumb.td | 1662 // different to how ISel expects them for a post-inc load, so use a pseudo
1663 // and expand it just after ISel.
1672 // multiple registers) is the same in ISel as MachineInstr, so there's no need
|
| H A D | ARMInstrMVE.td | 246 // ISel patterns.
250 // of those in Vec, so we can use it in ISel patterns. It is up to the
255 // predicate bits, for use in ISel patterns that handle an IR
6375 // Multiclasses wrapping that to add ISel patterns for intrinsics.
|
| H A D | ARMInstrFormats.td | 201 // Transform to generate the inverse of a condition code during ISel
|
| H A D | ARMInstrThumb2.td | 1770 // put the patterns on the instruction definitions directly as ISel wants
5623 // will be created post-ISel from a llvm.test.start.loop.iterations. This
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | TargetOpcodes.def | 233 /// The following generic opcodes are not supposed to appear after ISel.
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGISel.cpp | 244 OptLevelChanger(SelectionDAGISel &ISel, CodeGenOptLevel NewOptLevel) in OptLevelChanger() argument
245 : IS(ISel) { in OptLevelChanger()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | Target.td | 1892 // Pull in the common support for Global ISel register bank info generation.
1902 // Pull in the common support for the Global ISel DAG-based selector generation.
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600Instructions.td | 1709 // ISel Patterns
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRInstrInfo.td | 835 // because we also need to be able to specify a pattern to match for ISel.
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.td | 2086 // Global ISel
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrMisc.td | 631 // bt instruction does not ignore the high bits of the index. From ISel's
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstr64Bit.td | 1754 // the instruction definitions directly as ISel wants the address base
|
| H A D | PPCInstrInfo.td | 2142 // the instruction definitions directly as ISel wants the address base
2230 // the instruction definitions directly as ISel wants the address base
|