Home
last modified time | relevance | path

Searched refs:INTRINSIC_WO_CHAIN (Results 1 – 25 of 35) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h190 INTRINSIC_WO_CHAIN, enumerator
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelDAGToDAG.cpp175 case ISD::INTRINSIC_WO_CHAIN: { in Select()
H A DWebAssemblyISelLowering.cpp355 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in WebAssemblyTargetLowering()
934 case ISD::INTRINSIC_WO_CHAIN: { in computeKnownBitsForTargetNode()
1479 case ISD::INTRINSIC_WO_CHAIN: in LowerOperation()
1850 case ISD::INTRINSIC_WO_CHAIN: in LowerIntrinsic()
2820 DAG.getNode(ISD::INTRINSIC_WO_CHAIN, DL, MVT::i32, in performBitcastCombine()
2863 ISD::INTRINSIC_WO_CHAIN, DL, MVT::i32, in performSETCCCombine()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp153 case ISD::INTRINSIC_WO_CHAIN: in getOperationName()
156 unsigned OpNo = getOpcode() == ISD::INTRINSIC_WO_CHAIN ? 0 : 1; in getOperationName()
H A DTargetLowering.cpp2929 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN) { in SimplifyDemandedBits()
3731 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in computeKnownBitsForTargetNode()
3765 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in ComputeNumSignBitsForTargetNode()
3783 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in SimplifyDemandedVectorEltsForTargetNode()
3795 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in SimplifyDemandedBitsForTargetNode()
3809 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in SimplifyMultipleUseDemandedBitsForTargetNode()
3843 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in isGuaranteedNotToBeUndefOrPoisonForTargetNode()
3863 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in canCreateUndefOrPoisonForTargetNode()
3877 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in isKnownNeverNaNForTargetNode()
3891 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in isSplatValueForTargetNode()
H A DSelectionDAG.cpp2786 if (Opcode >= ISD::BUILTIN_OP_END || Opcode == ISD::INTRINSIC_WO_CHAIN || in isSplatValue()
4204 case ISD::INTRINSIC_WO_CHAIN: in computeKnownBits()
5095 Opcode == ISD::INTRINSIC_WO_CHAIN || in ComputeNumSignBits()
5207 if (Opcode >= ISD::BUILTIN_OP_END || Opcode == ISD::INTRINSIC_WO_CHAIN || in isGuaranteedNotToBeUndefOrPoison()
5351 if (Opcode >= ISD::BUILTIN_OP_END || Opcode == ISD::INTRINSIC_WO_CHAIN || in canCreateUndefOrPoison()
5495 Opcode == ISD::INTRINSIC_WO_CHAIN || in isKnownNeverNaN()
H A DSelectionDAGISel.cpp4370 N->getOpcode() != ISD::INTRINSIC_WO_CHAIN && in CannotYetSelect()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp290 case ISD::INTRINSIC_WO_CHAIN: in isZeroingInactiveLanes()
351 if (Disc->getOpcode() == ISD::INTRINSIC_WO_CHAIN && in extractPtrauthBlendDiscriminators()
1098 setTargetDAGCombine(ISD::INTRINSIC_WO_CHAIN); in AArch64TargetLowering()
1176 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in AArch64TargetLowering()
1670 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::i8, Custom); in AArch64TargetLowering()
1671 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::i16, Custom); in AArch64TargetLowering()
1756 setOperationAction(ISD::INTRINSIC_WO_CHAIN, VT, Custom); in AArch64TargetLowering()
2393 case ISD::INTRINSIC_WO_CHAIN: in computeKnownBitsForTargetNode()
5716 DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::f32, in LowerINTRINSIC_WO_CHAIN()
6034 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, VT, ID, Op.getOperand(1), in LowerINTRINSIC_WO_CHAIN()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp860 setOperationAction(ISD::INTRINSIC_WO_CHAIN, in SITargetLowering()
4173 NewMode = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, SL, MVT::i32, in lowerSET_ROUNDING()
4272 NewModeReg = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, SL, MVT::i32, in lowerSET_FPENV()
4274 NewTrapReg = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, SL, MVT::i32, in lowerSET_FPENV()
5785 case ISD::INTRINSIC_WO_CHAIN: return LowerINTRINSIC_WO_CHAIN(Op, DAG); in LowerOperation()
6157 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, SL, ValT, Operands); in lowerLaneOp()
6305 case ISD::INTRINSIC_WO_CHAIN: { in ReplaceNodeResults()
7066 assert(Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN && in lowerADDRSPACECAST()
8738 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, SL, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
8750 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, SL, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
[all …]
H A DAMDGPUISelLowering.cpp622 ISD::AssertSext, ISD::INTRINSIC_WO_CHAIN}); in AMDGPUTargetLowering()
737 case ISD::INTRINSIC_WO_CHAIN: { in hasSourceMods()
893 case ISD::INTRINSIC_WO_CHAIN: { in isSDNodeAlwaysUniform()
2558 case ISD::INTRINSIC_WO_CHAIN: { in valueIsKnownNeverF32Denorm()
3706 bool IsIntrin = Node24->getOpcode() == ISD::INTRINSIC_WO_CHAIN; in simplifyMul24()
5251 case ISD::INTRINSIC_WO_CHAIN: in PerformDAGCombine()
5776 case ISD::INTRINSIC_WO_CHAIN: { in computeKnownBitsForTargetNode()
5958 case ISD::INTRINSIC_WO_CHAIN: { in isKnownNeverNaNForTargetNode()
H A DR600ISelLowering.cpp196 setOperationAction({ISD::INTRINSIC_VOID, ISD::INTRINSIC_WO_CHAIN}, MVT::Other, in R600TargetLowering()
450 case ISD::INTRINSIC_WO_CHAIN: { in LowerOperation()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp100 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in LoongArchTargetLowering()
139 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::i32, Custom); in LoongArchTargetLowering()
153 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::i64, Custom); in LoongArchTargetLowering()
344 setTargetDAGCombine(ISD::INTRINSIC_WO_CHAIN); in LoongArchTargetLowering()
386 case ISD::INTRINSIC_WO_CHAIN: in LowerOperation()
3096 case ISD::INTRINSIC_WO_CHAIN: { in ReplaceNodeResults()
4246 case ISD::INTRINSIC_WO_CHAIN: in PerformDAGCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp1036 ISD::ANY_EXTEND, ISD::INTRINSIC_WO_CHAIN, ISD::INTRINSIC_W_CHAIN, in ARMTargetLowering()
1181 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::i64, Custom); in ARMTargetLowering()
1425 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in ARMTargetLowering()
6601 Res = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, DL, WidenVT, Ops); in LowerCTPOP()
7887 case ISD::INTRINSIC_WO_CHAIN: in IsQRMVEInstruction()
9714 Y = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::v4f32, in LowerSDIV_v4i8()
9748 N2 = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::v4f32, in LowerSDIV_v4i16()
9751 N1 = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::v4f32, in LowerSDIV_v4i16()
9838 N0 = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::v8i8, in LowerUDIV()
9857 N2 = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::v4f32, in LowerUDIV()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp157 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in XCoreTargetLowering()
215 case ISD::INTRINSIC_WO_CHAIN: return LowerINTRINSIC_WO_CHAIN(Op, DAG); in LowerOperation()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp653 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in PPCTargetLowering()
654 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::f64, Custom); in PPCTargetLowering()
655 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::ppcf128, Custom); in PPCTargetLowering()
656 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::v4f32, Custom); in PPCTargetLowering()
657 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::v2f64, Custom); in PPCTargetLowering()
1397 setTargetDAGCombine({ISD::BSWAP, ISD::INTRINSIC_WO_CHAIN, in PPCTargetLowering()
9243 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, DestVT, in BuildIntrinsicOp()
9253 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, DestVT, in BuildIntrinsicOp()
9263 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, DestVT, in BuildIntrinsicOp()
11855 case ISD::INTRINSIC_WO_CHAIN: return LowerINTRINSIC_WO_CHAIN(Op, DAG); in LowerOperation()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp637 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in RISCVTargetLowering()
639 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::i32, Custom); in RISCVTargetLowering()
675 setOperationAction({ISD::INTRINSIC_WO_CHAIN, ISD::INTRINSIC_W_CHAIN, in RISCVTargetLowering()
682 setOperationAction({ISD::INTRINSIC_WO_CHAIN, ISD::INTRINSIC_W_CHAIN}, in RISCVTargetLowering()
1471 ISD::INTRINSIC_WO_CHAIN, ISD::ADD, ISD::SUB, ISD::MUL, in RISCVTargetLowering()
2594 assert((Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in getVLOperand()
6372 case ISD::INTRINSIC_WO_CHAIN: in LowerOperation()
8768 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN || in lowerVectorIntrinsicScalars()
8866 I32VL = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, DL, XLenVT, SETVLMAX, SEW, in lowerVectorIntrinsicScalars()
8883 SDValue VL = DAG.getNode(ISD::INTRINSIC_WO_CHAIN, D in lowerVectorIntrinsicScalars()
[all...]
H A DRISCVISelDAGToDAG.cpp550 assert(Node->getOpcode() == ISD::INTRINSIC_WO_CHAIN && "Unexpected opcode"); in selectVSETVLI()
1593 case ISD::INTRINSIC_WO_CHAIN: { in Select()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEISelDAGToDAG.cpp898 case ISD::INTRINSIC_WO_CHAIN: { in trySelect()
H A DMipsSEISelLowering.cpp194 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::i64, Custom); in MipsSETargetLowering()
210 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in MipsSETargetLowering()
461 case ISD::INTRINSIC_WO_CHAIN: return lowerINTRINSIC_WO_CHAIN(Op, DAG); in LowerOperation()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp739 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in SystemZTargetLowering()
3068 if (CmpOp0.getOpcode() == ISD::INTRINSIC_WO_CHAIN && in getCmp()
3129 case ISD::INTRINSIC_WO_CHAIN: in emitCmp()
6213 case ISD::INTRINSIC_WO_CHAIN: in LowerOperation()
7852 if (Opcode == ISD::INTRINSIC_WO_CHAIN) { in getDemandedSrcElements()
7980 if (Opcode == ISD::INTRINSIC_WO_CHAIN) { in computeKnownBitsForTargetNode()
8081 if (Opcode == ISD::INTRINSIC_WO_CHAIN) { in ComputeNumSignBitsForTargetNode()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLoweringHVX.cpp118 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in initializeHVXLowering()
503 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, ResTy, IntOps); in getInt()
3228 case ISD::INTRINSIC_WO_CHAIN: return LowerHvxIntrinsic(Op, DAG); in LowerHvxOperation()
H A DHexagonISelDAGToDAG.cpp1037 case ISD::INTRINSIC_WO_CHAIN: return SelectIntrinsicWOChain(N); in Select()
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp306 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in initSPUActions()
1898 case ISD::INTRINSIC_WO_CHAIN: in LowerOperation()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1990 setOperationAction(ISD::INTRINSIC_WO_CHAIN, MVT::Other, Custom); in SparcTargetLowering()
3294 case ISD::INTRINSIC_WO_CHAIN: return LowerINTRINSIC_WO_CHAIN(Op, DAG); in LowerOperation()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp1339 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, DL, VT, in getSqrtEstimate()
1365 ISD::INTRINSIC_WO_CHAIN, DL, VT, in getSqrtEstimate()

12