| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 1043 Words[IdxW].push_back(HiHalf(W0, DAG)); in createHvxPrefixPred()
1053 Words[IdxW].push_back(HiHalf(T, DAG)); in createHvxPrefixPred()
1376 V1 = HiHalf(VecV, DAG); in insertHvxSubvectorReg()
1423 SDValue R1 = HiHalf(V, DAG); in insertHvxSubvectorReg()
2522 {HiHalf(P2, DAG), LoHalf(P1, DAG), S16}, DAG); in emitHvxMulHsV60()
2570 {HiHalf(P1, DAG), LoHalf(P1, DAG)}, DAG); in emitHvxMulLoHiV60()
2578 {HiHalf(P2, DAG), T3, S16}, DAG); in emitHvxMulLoHiV60()
2583 Hi = DAG.getNode(ISD::ADD, dl, VecTy, {HiHalf(P0, DAG), T4}); in emitHvxMulLoHiV60()
2629 SDValue Hi = HiHalf(P1, DAG); in emitHvxMulLoHiV62()
2638 // (V6_vaddw (HiHalf (Muls64 in emitHvxMulLoHiV62()
[all...] |
| H A D | HexagonISelDAGToDAGHVX.cpp | 636 return OpRef(R.OpN & (Undef | Index | HiHalf)); in hi()
653 HiHalf = 0x40000000, enumerator
654 Whole = LoHalf | HiHalf,
729 assert((OpN & Whole) == LoHalf || (OpN & Whole) == HiHalf); in print()
1191 assert(Part == OpRef::LoHalf || Part == OpRef::HiHalf); in materialize()
|
| H A D | HexagonISelLowering.h | 466 SDValue HiHalf(SDValue V, SelectionDAG &DAG) const { in HiHalf() function
|
| H A D | HexagonISelLowering.cpp | 2698 ExtV = Off == 0 ? LoHalf(VecV, DAG) : HiHalf(VecV, DAG); in extractVector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SILoadStoreOptimizer.cpp | 1970 MachineInstr *HiHalf = in computeBase() local
1977 (void)HiHalf; in computeBase()
1978 LLVM_DEBUG(dbgs() << " "; HiHalf->dump();); in computeBase()
|
| H A D | SIInstrInfo.cpp | 7810 MachineInstr &HiHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub1).add(SrcReg0Sub1); in splitScalar64BitUnaryOp() local
7825 Worklist.insert(&HiHalf); in splitScalar64BitUnaryOp()
7917 MachineInstr *HiHalf = in splitScalarSMulU64() local
7937 legalizeOperands(*HiHalf, MDT); in splitScalarSMulU64()
7983 MachineInstr *HiHalf = in splitScalarSMulPseudo() local
8001 legalizeOperands(*HiHalf, MDT); in splitScalarSMulPseudo()
8055 MachineInstr &HiHalf = *BuildMI(MBB, MII, DL, InstDesc, DestSub1) in splitScalar64BitBinaryOp() local
8069 Worklist.insert(&HiHalf); in splitScalar64BitBinaryOp()
|
| H A D | SIISelLowering.cpp | 5102 MachineInstr *HiHalf = in EmitInstrWithCustomInserter() local
5116 TII->legalizeOperands(*HiHalf); in EmitInstrWithCustomInserter()
7216 SDValue HiHalf = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, MVT::i32, BCVec, in lowerINSERT_VECTOR_ELT() local
7220 SDValue HiVec = DAG.getNode(ISD::BITCAST, SL, MVT::v2i16, HiHalf); in lowerINSERT_VECTOR_ELT()
7232 DAG.getBuildVector(MVT::v2i32, SL, { InsHalf, HiHalf }) : in lowerINSERT_VECTOR_ELT()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 4876 Register HiHalf = MRI.createVirtualRegister(&Mips::GPR32RegClass); in emitLDR_D() local
4893 .addDef(HiHalf) in emitLDR_D()
4901 .addUse(HiHalf); in emitLDR_D()
|