Home
last modified time | relevance | path

Searched refs:GLOBAL_ADDRESS (Results 1 – 25 of 25) sorted by relevance

/freebsd/contrib/llvm-project/clang/lib/Basic/Targets/
H A DAMDGPU.cpp41 llvm::AMDGPUAS::GLOBAL_ADDRESS, // opencl_global
46 llvm::AMDGPUAS::GLOBAL_ADDRESS, // opencl_global_device
47 llvm::AMDGPUAS::GLOBAL_ADDRESS, // opencl_global_host
48 llvm::AMDGPUAS::GLOBAL_ADDRESS, // cuda_device
51 llvm::AMDGPUAS::GLOBAL_ADDRESS, // sycl_global
52 llvm::AMDGPUAS::GLOBAL_ADDRESS, // sycl_global_device
53 llvm::AMDGPUAS::GLOBAL_ADDRESS, // sycl_global_host
64 llvm::AMDGPUAS::GLOBAL_ADDRESS, // hlsl_device
70 llvm::AMDGPUAS::GLOBAL_ADDRESS, // opencl_global
75 llvm::AMDGPUAS::GLOBAL_ADDRESS, // opencl_global_device
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/Support/
H A DAMDGPUAddrSpace.h31 GLOBAL_ADDRESS = 1, ///< Address space for global memory (RAT0, VTX0). enumerator
87 return AS == AMDGPUAS::GLOBAL_ADDRESS || AS == AMDGPUAS::FLAT_ADDRESS || in isFlatGlobalAddrSpace()
92 return AS == AMDGPUAS::GLOBAL_ADDRESS || AS == AMDGPUAS::CONSTANT_ADDRESS || in isExtendedGlobalAddrSpace()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUCtorDtorLowering.cpp79 Type *PtrTy = IRB.getPtrTy(AMDGPUAS::GLOBAL_ADDRESS); in createInitOrFiniCalls()
90 /*AddressSpace=*/AMDGPUAS::GLOBAL_ADDRESS); in createInitOrFiniCalls()
100 /*AddressSpace=*/AMDGPUAS::GLOBAL_ADDRESS); in createInitOrFiniCalls()
H A DAMDGPUPromoteKernelArguments.cpp106 PT->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS || in promotePointer()
119 PointerType::get(PT->getContext(), AMDGPUAS::GLOBAL_ADDRESS); in promotePointer()
172 PT->getAddressSpace() != AMDGPUAS::GLOBAL_ADDRESS && in run()
H A DAMDGPUSwLowerLDS.cpp482 GlobalValue::NotThreadLocal, AMDGPUAS::GLOBAL_ADDRESS, false); in populateSwMetadataGlobal()
879 IRB.CreateIntToPtr(MallocCall, IRB.getPtrTy(AMDGPUAS::GLOBAL_ADDRESS)); in lowerKernelLDSAccesses()
901 IRB.CreateLoad(IRB.getPtrTy(AMDGPUAS::GLOBAL_ADDRESS), SwLDS); in lowerKernelLDSAccesses()
964 ArrayType::get(IRB.getPtrTy(AMDGPUAS::GLOBAL_ADDRESS), Variables.size()); in getAddressesOfVariablesInKernel()
971 PoisonValue::get(IRB.getPtrTy(AMDGPUAS::GLOBAL_ADDRESS))); in getAddressesOfVariablesInKernel()
1013 AMDGPUAS::GLOBAL_ADDRESS); in buildNonKernelLDSBaseTable()
1036 ArrayType::get(IRB.getPtrTy(AMDGPUAS::GLOBAL_ADDRESS), NumberVariables); in buildNonKernelLDSOffsetTable()
1051 AMDGPUAS::GLOBAL_ADDRESS); in buildNonKernelLDSOffsetTable()
1080 IRB.CreateLoad(IRB.getPtrTy(AMDGPUAS::GLOBAL_ADDRESS), BaseLoad); in lowerNonKernelLDSAccesses()
1091 IRB.CreateLoad(IRB.getPtrTy(AMDGPUAS::GLOBAL_ADDRESS), OffsetGEP); in lowerNonKernelLDSAccesses()
[all …]
H A DR600TargetTransformInfo.cpp48 if (AddrSpace == AMDGPUAS::GLOBAL_ADDRESS || in getLoadStoreVecRegBitWidth()
H A DAMDGPUAnnotateUniformValues.cpp80 bool GlobalLoad = I.getPointerAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS; in visitLoadInst()
H A DAMDGPUHSAMetadataStreamer.cpp118 case AMDGPUAS::GLOBAL_ADDRESS: in getAddressSpaceQualifier()
441 PointerType::get(Func.getContext(), AMDGPUAS::GLOBAL_ADDRESS); in emitHiddenKernelArgs()
663 PointerType::get(Func.getContext(), AMDGPUAS::GLOBAL_ADDRESS); in emitHiddenKernelArgs()
H A DAMDGPUPrintfRuntimeBinding.cpp316 Type *idPointer = PointerType::get(Ctx, AMDGPUAS::GLOBAL_ADDRESS); in lowerPrintfForGpu()
H A DAMDGPUPerfHintAnalysis.cpp337 return As == AMDGPUAS::GLOBAL_ADDRESS || As == AMDGPUAS::FLAT_ADDRESS; in isGlobalAddr()
H A DAMDGPULibFunc.cpp451 case AMDGPUAS::GLOBAL_ADDRESS: AS = AMDGPUAS::LOCAL_ADDRESS; break; in getNextParam()
452 case AMDGPUAS::LOCAL_ADDRESS: AS = AMDGPUAS::GLOBAL_ADDRESS; break; in getNextParam()
H A DAMDGPUTargetMachine.cpp984 return AMDGPUAS::GLOBAL_ADDRESS; in getAssumedAddrSpace()
1000 return AMDGPUAS::GLOBAL_ADDRESS; in getAssumedAddrSpace()
1025 return std::pair(Ptr, AMDGPUAS::GLOBAL_ADDRESS); in getPredicatedAddrSpace()
H A DR600Instructions.td290 [{return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS && (SDValue(N, 0).use_empty());}]>;
295 [{return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS && (!SDValue(N, 0).use_empty());}]>;
299 return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
342 return LD->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS ||
H A DAMDGPUAtomicOptimizer.cpp187 case AMDGPUAS::GLOBAL_ADDRESS: in visitAtomicRMWInst()
H A DAMDGPUISelDAGToDAG.cpp1762 (AS == AMDGPUAS::FLAT_ADDRESS || AS == AMDGPUAS::GLOBAL_ADDRESS); in SelectFlatOffsetImpl()
1891 if (TII->isLegalFLATOffset(COffsetVal, AMDGPUAS::GLOBAL_ADDRESS, in SelectGlobalSAddr()
1903 COffsetVal, AMDGPUAS::GLOBAL_ADDRESS, SIInstrFlags::FlatGlobal); in SelectGlobalSAddr()
3976 Ld->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS && in isUniformLoad()
H A DSIISelLowering.cpp1615 AddrSpace == AMDGPUAS::GLOBAL_ADDRESS ? SIInstrFlags::FlatGlobal in isLegalFlatAddressingMode()
1626 return isLegalFlatAddressingMode(AM, AMDGPUAS::GLOBAL_ADDRESS); in isLegalGlobalAddressingMode()
1688 if (AS == AMDGPUAS::GLOBAL_ADDRESS) in isLegalAddressingMode()
1791 if (AS == AMDGPUAS::GLOBAL_ADDRESS || AS == AMDGPUAS::FLAT_ADDRESS) in canMergeStoresTo()
4414 case AMDGPUAS::GLOBAL_ADDRESS: in lowerPREFETCH()
8131 return (GA->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS || in isOffsetFoldingLegal()
10446 PointerType::get(*DAG.getContext(), AMDGPUAS::GLOBAL_ADDRESS)); in LowerINTRINSIC_VOID()
10447 LoadPtrI.AddrSpace = AMDGPUAS::GLOBAL_ADDRESS; in LowerINTRINSIC_VOID()
10544 PointerType::get(*DAG.getContext(), AMDGPUAS::GLOBAL_ADDRESS)); in LowerINTRINSIC_VOID()
10545 LoadPtrI.AddrSpace = AMDGPUAS::GLOBAL_ADDRESS; in LowerINTRINSIC_VOID()
[all …]
H A DAMDGPUTargetTransformInfo.cpp380 if (AddrSpace == AMDGPUAS::GLOBAL_ADDRESS || in getLoadStoreVecRegBitWidth()
H A DSIMemoryLegalizer.cpp778 if (AS == AMDGPUAS::GLOBAL_ADDRESS) in toSIAtomicAddrSpace()
H A DAMDGPUInstructionSelector.cpp3595 LoadPtrI.AddrSpace = AMDGPUAS::GLOBAL_ADDRESS; in selectGlobalLoadLds()
5406 if (TII.isLegalFLATOffset(ConstOffset, AMDGPUAS::GLOBAL_ADDRESS, in selectGlobalSAddr()
5421 ConstOffset, AMDGPUAS::GLOBAL_ADDRESS, SIInstrFlags::FlatGlobal); in selectGlobalSAddr()
H A DSILoadStoreOptimizer.cpp2161 unsigned AS = SIInstrInfo::isFLATGlobal(MI) ? AMDGPUAS::GLOBAL_ADDRESS in promoteConstantOffsetToImm()
H A DR600ISelLowering.cpp1153 if (AS == AMDGPUAS::GLOBAL_ADDRESS) { in LowerSTORE()
H A DAMDGPULegalizerInfo.cpp398 case AMDGPUAS::GLOBAL_ADDRESS: in maxSizeForAddrSpace()
677 const LLT GlobalPtr = GetAddrSpacePtr(AMDGPUAS::GLOBAL_ADDRESS); in AMDGPULegalizerInfo()
H A DAMDGPUISelLowering.cpp856 (isa<LoadSDNode>(N) && AS == AMDGPUAS::GLOBAL_ADDRESS && in shouldReduceLoadWidth()
H A DSIInstrInfo.cpp9562 AddrSpace == AMDGPUAS::GLOBAL_ADDRESS)) in isLegalFLATOffset()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUBaseInfo.cpp1502 return GV->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS; in isGlobalSegment()