Home
last modified time | relevance | path

Searched refs:GLD1_SXTW_SCALED_MERGE_ZERO (Results 1 – 3 of 3) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h402 GLD1_SXTW_SCALED_MERGE_ZERO, enumerator
H A DAArch64ISelLowering.cpp2785 MAKE_CASE(AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO) in getTargetNodeName()
6157 AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO}, in getGatherVecOpcode()
6180 case AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO: in getSignExtendedGatherOpcode()
18972 case AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO: in performSVEAndCombine()
22330 Opc == AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO || in performGLD1Combine()
24790 case AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO: in performSignExtendInRegCombine()
25384 case AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO: in PerformDAGCombine()
25507 AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO, in PerformDAGCombine()
H A DAArch64SVEInstrInfo.td74 def AArch64ld1_gather_sxtw_scaled_z : SDNode<"AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO", SDT_AArch64…