| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1029 FSINCOS, enumerator
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 214 case ISD::FSINCOS: return "fsincos"; in getOperationName()
|
| H A D | LegalizeDAG.cpp | 2337 if (User->getOpcode() == OtherOpcode || User->getOpcode() == ISD::FSINCOS) in useSinCos()
3649 if ((TLI.isOperationLegalOrCustom(ISD::FSINCOS, VT) || in ExpandNode()
3653 Tmp1 = DAG.getNode(ISD::FSINCOS, dl, VTs, Node->getOperand(0)); in ExpandNode()
4571 case ISD::FSINCOS: in ConvertNodeToLibcall()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ScheduleAtom.td | 928 def : InstRW<[AtomWrite01_174], (instrs FSINCOS, FSIN, FCOS)>;
|
| H A D | X86InstrFPStack.td | 660 def FSINCOS : I<0xD9, MRM_FB, (outs), (ins), "fsincos", []>;
|
| H A D | X86ISelLowering.cpp | 612 setOperationAction(ISD::FSINCOS, VT, Action); in X86TargetLowering()
669 setOperationAction(ISD::FSINCOS, VT, Expand); in X86TargetLowering()
744 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in X86TargetLowering()
750 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in X86TargetLowering()
765 setOperationAction(ISD::FSINCOS, VT, Expand); in X86TargetLowering()
835 setOperationAction(ISD::FSINCOS, MVT::f80, Expand); in X86TargetLowering()
901 setOperationAction(ISD::FSINCOS, MVT::f128, LibCall); in X86TargetLowering()
958 setOperationAction(ISD::FSINCOS, VT, Expand); in X86TargetLowering()
2451 setOperationAction(ISD::FSINCOS, MVT::f64, Custom); in X86TargetLowering()
2452 setOperationAction(ISD::FSINCOS, MVT::f32, Custom); in X86TargetLowering()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 1802 setOperationAction(ISD::FSINCOS, MVT::f128, Expand); in SparcTargetLowering()
1807 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in SparcTargetLowering()
1812 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in SparcTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 120 ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, in CSKYTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1609 {ISD::FDIV, ISD::FREM, ISD::FSQRT, ISD::FSIN, ISD::FCOS, ISD::FSINCOS, in HexagonTargetLowering()
1658 ISD::FMINNUM, ISD::FMAXNUM, ISD::FSINCOS, ISD::FLDEXP, in HexagonTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 452 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in MipsTargetLowering()
453 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in MipsTargetLowering()
|
| H A D | MipsSEISelLowering.cpp | 146 setOperationAction(ISD::FSINCOS, MVT::f16, Promote); in MipsSETargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 132 {ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, ISD::FREM, ISD::FMA}) in WebAssemblyTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 180 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in LoongArchTargetLowering()
217 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in LoongArchTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 547 setOperationAction(ISD::FSINCOS, MVT::f128, Expand); in AArch64TargetLowering()
736 ISD::FCOS, ISD::FSIN, ISD::FSINCOS, in AArch64TargetLowering()
1012 setOperationAction(ISD::FSINCOS, MVT::f64, Custom); in AArch64TargetLowering()
1013 setOperationAction(ISD::FSINCOS, MVT::f32, Custom); in AArch64TargetLowering()
1015 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in AArch64TargetLowering()
1016 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in AArch64TargetLowering()
1628 setOperationAction(ISD::FSINCOS, VT, Expand); in AArch64TargetLowering()
6912 case ISD::FSINCOS: in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 1462 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in ARMTargetLowering()
1463 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in ARMTargetLowering()
1505 setOperationAction(ISD::FSINCOS, MVT::f64, Custom); in ARMTargetLowering()
1506 setOperationAction(ISD::FSINCOS, MVT::f32, Custom); in ARMTargetLowering()
1545 setOperationAction(ISD::FSINCOS, MVT::f16, Promote); in ARMTargetLowering()
10677 case ISD::FSINCOS: return LowerFSINCOS(Op, DAG); in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 401 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in PPCTargetLowering()
406 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in PPCTargetLowering()
1189 setOperationAction(ISD::FSINCOS, MVT::f128, Expand); in PPCTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 443 ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, in RISCVTargetLowering()
506 ISD::FCOS, ISD::FSIN, ISD::FSINCOS, ISD::FEXP, in RISCVTargetLowering()
997 setOperationAction(ISD::FSINCOS, VT, Expand); in RISCVTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 529 setOperationAction(ISD::FSINCOS, VT, Expand); in SystemZTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 12685 case ISD::FSINCOS: in isCanonicalized()
|