| /freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | ConstrainedOps.def | 95 DAG_FUNCTION(powi, 2, 1, experimental_constrained_powi, FPOWI)
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 972 FPOWI, enumerator
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeFloatTypes.cpp | 124 case ISD::FPOWI: in SoftenFloatResult()
677 N->getOpcode() == ISD::FPOWI || N->getOpcode() == ISD::STRICT_FPOWI; in SoftenFloatRes_ExpOp()
1450 case ISD::FPOWI: ExpandFloatRes_FPOWI(N, Lo, Hi); break; in ExpandFloatResult()
2642 case ISD::FPOWI: in PromoteFloatResult()
3082 case ISD::FPOWI: in SoftPromoteHalfResult()
|
| H A D | SelectionDAGDumper.cpp | 314 case ISD::FPOWI: return "fpowi"; in getOperationName()
|
| H A D | LegalizeVectorOps.cpp | 412 case ISD::FPOWI: in LegalizeOp()
|
| H A D | LegalizeVectorTypes.cpp | 63 case ISD::FPOWI: in ScalarizeVectorResult()
1087 case ISD::FPOWI: in SplitVectorResult()
4484 case ISD::FPOWI: in WidenVectorResult()
|
| H A D | LegalizeDAG.cpp | 4661 case ISD::FPOWI: in ConvertNodeToLibcall()
5495 case ISD::FPOWI: { in PromoteNode()
|
| H A D | LegalizeIntegerTypes.cpp | 1996 case ISD::FPOWI: in PromoteIntegerOperand()
2526 N->getOpcode() == ISD::FPOWI || N->getOpcode() == ISD::STRICT_FPOWI; in PromoteIntOp_ExpOp()
|
| H A D | SelectionDAGBuilder.cpp | 5881 return DAG.getNode(ISD::FPOWI, DL, LHS.getValueType(), LHS, RHS); in ExpandPowI()
|
| H A D | SelectionDAG.cpp | 5453 case ISD::FPOWI: in isKnownNeverNaN()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 763 setOperationAction({ISD::FROUND, ISD::FPOWI, ISD::FLDEXP, ISD::FFREXP}, VT, in initActions()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelDAGToDAG.cpp | 152 case ISD::FPOWI: in fp16SrcZerosHighBits()
|
| H A D | SIISelLowering.cpp | 212 ISD::FSIN, ISD::FCOS, ISD::FPOW, ISD::FPOWI, in SITargetLowering()
475 setOperationAction({ISD::FPOW, ISD::FPOWI}, MVT::f16, Promote); in SITargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 143 setOperationAction(ISD::FPOWI, MVT::f16, Promote); in MipsSETargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 505 setOperationAction({ISD::FREM, ISD::FPOW, ISD::FPOWI, in RISCVTargetLowering()
521 setOperationAction(ISD::FPOWI, MVT::i32, Custom); in RISCVTargetLowering()
6470 case ISD::FPOWI: { in LowerOperation()
6478 DAG.getNode(ISD::FPOWI, DL, MVT::f32, Op0, Op.getOperand(1)); in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 735 for (auto Op : {ISD::FREM, ISD::FPOW, ISD::FPOWI, in AArch64TargetLowering()
1625 setOperationAction(ISD::FPOWI, VT, Expand); in AArch64TargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 1193 setOperationAction(ISD::FPOWI, MVT::f128, Expand); in PPCTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 1546 setOperationAction(ISD::FPOWI, MVT::f16, Promote); in ARMTargetLowering()
|