| /freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | ConstrainedOps.def | 84 DAG_FUNCTION(log2, 1, 1, experimental_constrained_log2, FLOG2)
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 982 FLOG2, enumerator
|
| H A D | BasicTTIImpl.h | 2016 ISD = ISD::FLOG2; in getTypeBasedIntrinsicInstrCost()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 250 case ISD::FLOG2: return "flog2"; in getOperationName()
|
| H A D | LegalizeFloatTypes.cpp | 105 case ISD::FLOG2: R = SoftenFloatRes_FLOG2(N); break; in SoftenFloatResult()
1435 case ISD::FLOG2: ExpandFloatRes_FLOG2(N, Lo, Hi); break; in ExpandFloatResult()
2610 case ISD::FLOG2: in PromoteFloatResult()
3051 case ISD::FLOG2: in SoftPromoteHalfResult()
|
| H A D | LegalizeVectorOps.cpp | 415 case ISD::FLOG2: in LegalizeOp()
|
| H A D | LegalizeVectorTypes.cpp | 100 case ISD::FLOG2: in ScalarizeVectorResult()
1176 case ISD::FLOG2: in SplitVectorResult()
4538 case ISD::FLOG2: in WidenVectorResult()
|
| H A D | LegalizeDAG.cpp | 4580 case ISD::FLOG2: in ConvertNodeToLibcall()
5551 case ISD::FLOG2: in PromoteNode()
|
| H A D | SelectionDAGBuilder.cpp | 5697 return DAG.getNode(ISD::FLOG2, dl, Op.getValueType(), Op, Flags); in expandLog2()
9362 if (visitUnaryFloatCall(I, ISD::FLOG2)) in visitCall()
|
| H A D | SelectionDAG.cpp | 5451 case ISD::FLOG2: in isKnownNeverNaN()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 398 setOperationAction(ISD::FLOG2, MVT::f32, Custom); in AMDGPUTargetLowering()
415 setOperationAction({ISD::FLOG2, ISD::FEXP2}, MVT::f16, Custom); in AMDGPUTargetLowering()
533 ISD::FEXP10, ISD::FLOG2, ISD::FREM, in AMDGPUTargetLowering()
1390 case ISD::FLOG2: in LowerOperation()
1428 case ISD::FLOG2: in ReplaceNodeResults()
2798 VT == MVT::f32 ? (unsigned)AMDGPUISD::LOG : (unsigned)ISD::FLOG2; in LowerFLOGUnsafe()
|
| H A D | AMDGPUISelDAGToDAG.cpp | 155 case ISD::FLOG2: in fp16SrcZerosHighBits()
|
| H A D | SIISelLowering.cpp | 213 ISD::FLDEXP, ISD::FFREXP, ISD::FLOG, ISD::FLOG2, in SITargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 151 setOperationAction(ISD::FLOG2, MVT::f16, Promote); in MipsSETargetLowering()
388 setOperationAction(ISD::FLOG2, Ty, Legal); in addMSAFloatType()
1894 return DAG.getNode(ISD::FLOG2, DL, Op->getValueType(0), Op->getOperand(1)); in lowerINTRINSIC_WO_CHAIN()
|
| H A D | MipsISelLowering.cpp | 457 setOperationAction(ISD::FLOG2, MVT::f32, Expand); in MipsTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 827 setOperationAction({ISD::FCBRT, ISD::FLOG, ISD::FLOG2, ISD::FLOG10, in initActions()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 262 for (auto Op : {ISD::FCOPYSIGN, ISD::FLOG, ISD::FLOG2, ISD::FLOG10, in WebAssemblyTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 537 def flog2 : SDNode<"ISD::FLOG2" , SDTFPUnaryOp>;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 382 setOperationAction(ISD::FLOG2, VT, Expand); in addMVEVectorTypes()
885 setOperationAction(ISD::FLOG2, MVT::v2f64, Expand); in ARMTargetLowering()
908 setOperationAction(ISD::FLOG2, MVT::v4f32, Expand); in ARMTargetLowering()
926 setOperationAction(ISD::FLOG2, MVT::v2f32, Expand); in ARMTargetLowering()
1068 setOperationAction(ISD::FLOG2, MVT::f64, Expand); in ARMTargetLowering()
1553 setOperationAction(ISD::FLOG2, MVT::f16, Promote); in ARMTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1655 ISD::FCOS, ISD::FPOW, ISD::FLOG, ISD::FLOG2, in HexagonTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 740 ISD::FEXP10, ISD::FLOG, ISD::FLOG2, in AArch64TargetLowering()
1191 ISD::FPOW, ISD::FLOG, ISD::FLOG2, in AArch64TargetLowering()
1640 setOperationAction(ISD::FLOG2, VT, Expand); in AArch64TargetLowering()
1851 setOperationAction(ISD::FLOG2, VT, Expand); in addTypeForNEON()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 507 ISD::FEXP2, ISD::FEXP10, ISD::FLOG, ISD::FLOG2, in RISCVTargetLowering()
1002 setOperationAction(ISD::FLOG2, VT, Expand); in RISCVTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 858 setOperationAction(ISD::FLOG2, VT, Expand); in PPCTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 617 setOperationAction(ISD::FLOG2, VT, Action); in X86TargetLowering()
944 setOperationAction(ISD::FLOG2, MVT::f80, Expand); in X86TargetLowering()
965 setOperationAction(ISD::FLOG2, VT, Expand); in X86TargetLowering()
|