| /freebsd/contrib/one-true-awk/ |
| H A D | awk.h | 146 #define FLOG 4 macro
|
| H A D | lex.c | 74 { "log", FLOG, BLTIN },
|
| H A D | run.c | 2084 case FLOG: in bltin()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | ConstrainedOps.def | 83 DAG_FUNCTION(log, 1, 1, experimental_constrained_log, FLOG)
|
| H A D | RuntimeLibcalls.td | 2182 def zos___FLOG_B : RuntimeLibcallImpl<LOG_F32, "@@FLOG@B">;
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1027 FLOG, enumerator
|
| H A D | BasicTTIImpl.h | 2295 ISD = ISD::FLOG; in getTypeBasedIntrinsicInstrCost()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 810 ISD::FLOG, ISD::FLOG2, in initActions()
1926 return ISD::FLOG; in IntrinsicIDToISD()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 264 case ISD::FLOG: return "flog"; in getOperationName()
|
| H A D | LegalizeFloatTypes.cpp | 109 case ISD::FLOG: R = SoftenFloatRes_FLOG(N); break; in SoftenFloatResult()
1590 case ISD::FLOG: ExpandFloatRes_FLOG(N, Lo, Hi); break; in ExpandFloatResult()
2843 case ISD::FLOG: in PromoteFloatResult()
3328 case ISD::FLOG: in SoftPromoteHalfResult()
|
| H A D | LegalizeVectorOps.cpp | 428 case ISD::FLOG: in LegalizeOp()
|
| H A D | LegalizeVectorTypes.cpp | 104 case ISD::FLOG: in ScalarizeVectorResult()
1226 case ISD::FLOG: in SplitVectorResult()
4910 case ISD::FLOG: in WidenVectorResult()
|
| H A D | LegalizeDAG.cpp | 4767 case ISD::FLOG: in ConvertNodeToLibcall()
5809 case ISD::FLOG: in PromoteNode()
|
| H A D | SelectionDAGBuilder.cpp | 5692 return DAG.getNode(ISD::FLOG, dl, Op.getValueType(), Op, Flags); in expandLog()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 405 {ISD::FLOG, ISD::FLOG10, ISD::FEXP, ISD::FEXP2, ISD::FEXP10}, MVT::f32, in AMDGPUTargetLowering()
425 setOperationAction({ISD::FLOG10, ISD::FLOG, ISD::FEXP, ISD::FEXP10}, MVT::f16, in AMDGPUTargetLowering()
547 ISD::FLOG, ISD::FLOG10, ISD::FPOW, in AMDGPUTargetLowering()
1449 case ISD::FLOG: in LowerOperation()
1489 case ISD::FLOG: in ReplaceNodeResults()
2755 assert(IsLog10 || Op.getOpcode() == ISD::FLOG); in LowerFLOGCommon()
|
| H A D | AMDGPUISelDAGToDAG.cpp | 150 case ISD::FLOG: in fp16SrcZerosHighBits()
|
| H A D | SIISelLowering.cpp | 220 ISD::FLDEXP, ISD::FFREXP, ISD::FLOG, ISD::FLOG2, in SITargetLowering()
491 setOperationAction({ISD::FLOG, ISD::FEXP, ISD::FLOG10}, MVT::f16, Custom); in SITargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 286 for (auto Op : {ISD::FCOPYSIGN, ISD::FLOG, ISD::FLOG2, ISD::FLOG10, in WebAssemblyTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 391 setOperationAction(ISD::FLOG, VT, Expand); in addMVEVectorTypes()
874 setOperationAction(ISD::FLOG, MVT::v2f64, Expand); in ARMTargetLowering()
897 setOperationAction(ISD::FLOG, MVT::v4f32, Expand); in ARMTargetLowering()
916 setOperationAction(ISD::FLOG, MVT::v2f32, Expand); in ARMTargetLowering()
1065 setOperationAction(ISD::FLOG, MVT::f64, Expand); in ARMTargetLowering()
1510 setOperationAction(ISD::FLOG, MVT::f16, Promote); in ARMTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 189 setOperationAction(ISD::FLOG, MVT::f16, Promote); in MipsSETargetLowering()
|
| H A D | MipsISelLowering.cpp | 464 setOperationAction(ISD::FLOG, MVT::f32, Expand); in MipsTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1724 ISD::FCOS, ISD::FPOW, ISD::FLOG, ISD::FLOG2, in HexagonTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 424 setOperationAction(ISD::FLOG, MVT::f64, Custom); in PPCTargetLowering()
430 setOperationAction(ISD::FLOG, MVT::f32, Custom); in PPCTargetLowering()
865 setOperationAction(ISD::FLOG, VT, Expand); in PPCTargetLowering()
12546 case ISD::FLOG: return lowerLog(Op, DAG); in LowerOperation()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 755 ISD::FEXP10, ISD::FLOG, ISD::FLOG2, in AArch64TargetLowering()
1241 ISD::FPOW, ISD::FLOG, ISD::FLOG2, in AArch64TargetLowering()
1734 setOperationAction(ISD::FLOG, VT, Expand); in AArch64TargetLowering()
2019 setOperationAction(ISD::FLOG, VT, Expand); in addTypeForNEON()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 538 ISD::FEXP2, ISD::FEXP10, ISD::FLOG, ISD::FLOG2, in RISCVTargetLowering()
775 ISD::FEXP2, ISD::FEXP10, ISD::FLOG, ISD::FLOG2, ISD::FLOG10}; in RISCVTargetLowering()
|