Home
last modified time | relevance | path

Searched refs:EDX (Results 1 – 25 of 45) sorted by relevance

12

/freebsd/sys/amd64/amd64/
H A Dbpf_jit_machdep.c212 MOVrd(EDX, EDI); in bpf_jit_compile()
298 MOVrd3(R9D, EDX); in bpf_jit_compile()
302 CMPrd(EDI, EDX); in bpf_jit_compile()
306 SUBrd(EDX, ECX); in bpf_jit_compile()
309 ADDrd(EDX, ESI); in bpf_jit_compile()
329 CMPrd(EDI, EDX); in bpf_jit_compile()
333 SUBrd(EDX, ECX); in bpf_jit_compile()
336 ADDrd(EDX, ESI); in bpf_jit_compile()
353 CMPrd(EDI, EDX); in bpf_jit_compile()
357 SUBrd(EDX, ECX); in bpf_jit_compile()
[all …]
H A Dbpf_jit_machdep.h59 #define EDX 2 macro
/freebsd/sys/i386/i386/
H A Dbpf_jit_machdep.c316 MOVodd(12, EBP, EDX); in bpf_jit_compile()
319 MOVodd(12, ECX, EDX); in bpf_jit_compile()
324 CMPrd(EDI, EDX); in bpf_jit_compile()
328 SUBrd(EDX, ECX); in bpf_jit_compile()
331 ADDrd(EDX, ESI); in bpf_jit_compile()
348 CMPrd(EDI, EDX); in bpf_jit_compile()
352 SUBrd(EDX, ECX); in bpf_jit_compile()
355 ADDrd(EDX, ESI); in bpf_jit_compile()
371 CMPrd(EDI, EDX); in bpf_jit_compile()
375 SUBrd(EDX, ECX); in bpf_jit_compile()
[all …]
H A Dbpf_jit_machdep.h42 #define EDX 2 macro
/freebsd/contrib/llvm-project/compiler-rt/lib/builtins/cpu_model/
H A Dx86.c835 static void getAvailableFeatures(unsigned ECX, unsigned EDX, unsigned MaxLeaf, in getAvailableFeatures() argument
842 if ((EDX >> 15) & 1) in getAvailableFeatures()
844 if ((EDX >> 23) & 1) in getAvailableFeatures()
846 if ((EDX >> 25) & 1) in getAvailableFeatures()
848 if ((EDX >> 26) & 1) in getAvailableFeatures()
880 bool HasAVXSave = ((ECX & AVXBits) == AVXBits) && !getX86XCR0(&EAX, &EDX) && in getAvailableFeatures()
893 bool HasXSave = ((ECX >> 27) & 1) && !getX86XCR0(&EAX, &EDX); in getAvailableFeatures()
903 MaxLeaf >= 0x7 && !getX86CpuIDAndInfoEx(0x7, 0x0, &EAX, &EBX, &ECX, &EDX); in getAvailableFeatures()
979 if (HasLeaf7 && ((EDX >> 2) & 1) && HasAVX512Save) in getAvailableFeatures()
981 if (HasLeaf7 && ((EDX >> 3) & 1) && HasAVX512Save) in getAvailableFeatures()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/TargetParser/
H A DHost.cpp607 unsigned EAX = 0, EBX = 0, ECX = 0, EDX = 0; in getVendorSignature() local
616 if (getX86CpuIDAndInfo(0, MaxLeaf, &EBX, &ECX, &EDX) || *MaxLeaf < 1) in getVendorSignature()
620 if (EBX == 0x756e6547 && EDX == 0x49656e69 && ECX == 0x6c65746e) in getVendorSignature()
624 if (EBX == 0x68747541 && EDX == 0x69746e65 && ECX == 0x444d4163) in getVendorSignature()
1244 static void getAvailableFeatures(unsigned ECX, unsigned EDX, unsigned MaxLeaf, in getAvailableFeatures() argument
1252 if ((EDX >> 15) & 1) in getAvailableFeatures()
1254 if ((EDX >> 23) & 1) in getAvailableFeatures()
1256 if ((EDX >> 25) & 1) in getAvailableFeatures()
1258 if ((EDX >> 26) & 1) in getAvailableFeatures()
1287 bool HasAVX = ((ECX & AVXBits) == AVXBits) && !getX86XCR0(&EAX, &EDX) && in getAvailableFeatures()
[all …]
/freebsd/sys/cddl/dev/dtrace/x86/
H A Dregset.h103 #define EDX 8 macro
118 #define REG_R1 EDX
/freebsd/sys/contrib/openzfs/lib/libspl/include/sys/
H A Dsimd.h73 EDX, enumerator
135 [SSE] = {1U, 0U, 1U << 25, EDX },
136 [SSE2] = {1U, 0U, 1U << 26, EDX },
193 r[EAX], r[EBX], r[ECX], r[EDX]); in __cpuid_check_feature()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrSystem.td446 let Uses = [EAX, ECX, EDX] in
448 let Uses = [EAX, ECX, EDX] in
450 let Defs = [EAX, EDX], Uses = [ECX] in
509 let Defs = [EAX, EBX, ECX, EDX], Uses = [EAX, ECX] in
609 let Defs = [EDX, EAX], Uses = [ECX] in
612 let Uses = [EDX, EAX, ECX] in
615 [(int_x86_xsetbv ECX, EDX, EAX)]>, TB;
618 let Uses = [EDX, EAX] in {
621 [(int_x86_xsave addr:$dst, EDX, EAX)]>, TB, Requires<[HasXSAVE]>;
624 [(int_x86_xsave64 addr:$dst, EDX, EAX)]>, TB, Requires<[HasXSAVE, In64BitMode]>;
[all …]
H A DX86CallingConv.td55 let GPR_32 = [EAX, ECX, EDX, EDI, ESI];
69 let GPR_32 = [ECX, EDX, EDI, ESI];
89 let GPR_32 = [EAX, ECX, EDX, EDI, ESI, R8D, R9D, R10D, R11D, R12D, R14D, R15D];
101 let GPR_32 = [EAX, ECX, EDX, EDI, ESI, R8D, R9D, R11D, R12D, R14D, R15D];
108 let GPR_32 = [EAX, ECX, EDX, EDI, ESI, R8D, R9D, R12D, R13D, R14D, R15D];
258 CCIfType<[i32], CCAssignToReg<[EAX, EDX, ECX]>>,
310 CCIfType<[f32], CCAssignToReg<[EAX, EDX, ECX]>>>,
327 CCIfType<[i32], CCAssignToReg<[EAX, EDX, ECX]>>,
358 CCIfType<[i32], CCAssignToReg<[ESI, EBP, EAX, EDX]>>
431 CCIfType<[i32], CCAssignToReg<[EAX, EDX, ECX, R8D]>>,
[all …]
H A DX86RegisterInfo.td236 def EDX : X86Reg<"edx", 2, [DX, HDX]>, DwarfRegNum<[-2, 2, 2]>;
282 def RDX : X86Reg<"rdx", 2, [EDX]>, DwarfRegNum<[1, -2, -2]>;
575 (add EAX, ECX, EDX, ESI, EDI, EBX, EBP, ESP, R8D, R9D,
604 def GR32_ArgRef: RegisterClass<"X86", [i32], 32, (add ECX, EDX)> {
628 def GR32_ABCD : RegisterClass<"X86", [i32], 32, (add EAX, ECX, EDX, EBX)>;
630 def GR32_TC : RegisterClass<"X86", [i32], 32, (add EAX, ECX, EDX, ESP)>;
650 (add EAX, ECX, EDX, ESI, EDI, EBX, EBP, ESP)>;
721 def GR32_AD : RegisterClass<"X86", [i32], 32, (add EAX, EDX)>;
727 def GR32_DC : RegisterClass<"X86", [i32], 32, (add EDX, ECX)>;
H A DX86CallingConv.cpp34 static const MCPhysReg RegList[] = {X86::EAX, X86::ECX, X86::EDX, X86::EDI, in CC_X86_32_RegCall_Assign2Regs()
241 // This is similar to CCAssignToReg<[EAX, EDX, ECX]>, but makes sure in CC_X86_32_MCUInReg()
243 static const MCPhysReg RegList[] = {X86::EAX, X86::EDX, X86::ECX}; in CC_X86_32_MCUInReg()
H A DX86InstrArithmetic.td79 let Defs = [EAX, EDX, EFLAGS], Uses = [EAX] in
88 let Defs = [EAX, EDX, EFLAGS], Uses = [EAX] in
98 let Defs = [EAX, EDX], Uses = [EAX] in
106 let Defs = [EAX, EDX], Uses = [EAX] in
115 let Defs = [EAX, EDX, EFLAGS], Uses = [EAX] in
123 let Defs = [EAX, EDX, EFLAGS], Uses = [EAX] in
142 let Defs = [EAX, EDX, EFLAGS], Uses = [EAX, EDX] in
150 let Defs = [EAX, EDX, EFLAGS], Uses = [EAX, EDX] in
160 let Defs = [EAX, EDX], Uses = [EAX, EDX] in
168 let Defs = [EAX, EDX], Uses = [EAX, EDX] in
[all …]
H A DX86InstrSNP.td28 let Uses = [EAX, ECX, EDX], Defs = [EAX, EFLAGS] in
H A DX86IndirectThunks.cpp184 ThunkReg = X86::EDX; in populateThunk()
H A DX86InstrExtension.td29 let Defs = [EAX,EDX], Uses = [EAX] in // EDX:EAX = signext(EAX)
/freebsd/contrib/llvm-project/compiler-rt/lib/xray/
H A Dxray_x86_64.cpp313 unsigned int EAX, EBX, ECX, EDX; in probeRequiredCPUFeatures() local
318 __asm__ __volatile__("cpuid" : "=a"(EAX), "=b"(EBX), "=c"(ECX), "=d"(EDX) in probeRequiredCPUFeatures()
320 if (!(EDX & (1u << 27))) { in probeRequiredCPUFeatures()
/freebsd/stand/i386/btx/lib/
H A Dbtxv86.S35 .set V86_EDX,0x20 # V86 EDX
63 xchgl %edx,V86_EDX(%ebp) # Swap EDX
/freebsd/sys/cddl/dev/dtrace/powerpc/
H A Dregset.h53 #define REG_R1 EDX
/freebsd/contrib/llvm-project/llvm/include/llvm/Support/Solaris/sys/
H A Dregset.h26 #undef EDX
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86MCTargetDesc.h53 EAX = 0, ECX = 1, EDX = 2, EBX = 3, ESP = 4, EBP = 5, ESI = 6, EDI = 7 enumerator
H A DX86MCTargetDesc.cpp198 {codeview::RegisterId::EDX, X86::EDX}, in initLLVMToSEHAndCVRegMapping()
777 SUB_SUPER(DL, DX, EDX, RDX, R) in getX86SubSuperRegister()
883 D_SUB_SUPER(EDX) in getX86SubSuperRegister()
/freebsd/cddl/contrib/opensolaris/lib/libdtrace/i386/
H A Dregs.sed.in53 SED_REPLACE(EDX)
H A Dregs.d.in48 inline int R_EDX = @EDX@;
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/
H A DX86DisassemblerDecoder.h222 ENTRY(EDX) \
256 ENTRY(EDX) \

12