Home
last modified time | relevance | path

Searched refs:DefInst (Results 1 – 13 of 13) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFMISimplifyPatchable.cpp143 MachineInstr *DefInst = MO.getParent(); in checkADDrr() local
144 unsigned Opcode = DefInst->getOpcode(); in checkADDrr()
156 const MachineOperand &ImmOp = DefInst->getOperand(2); in checkADDrr()
164 const MachineOperand &Opnd = DefInst->getOperand(0); in checkADDrr()
169 BuildMI(*DefInst->getParent(), *DefInst, DefInst->getDebugLoc(), TII->get(COREOp)) in checkADDrr()
170 .add(DefInst->getOperand(0)).addImm(Opcode).add(*BaseOp) in checkADDrr()
172 DefInst->eraseFromParent(); in checkADDrr()
333 MachineInstr *DefInst = MRI->getUniqueVRegDef(SrcReg); in removeLD() local
334 if (!DefInst) in removeLD()
337 if (DefInst->getOpcode() != BPF::LD_imm64) in removeLD()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUMemoryUtils.cpp285 Instruction *DefInst = Def->getMemoryInst(); in isReallyAClobber() local
287 if (isa<FenceInst>(DefInst)) in isReallyAClobber()
290 if (const IntrinsicInst *II = dyn_cast<IntrinsicInst>(DefInst)) { in isReallyAClobber()
318 if (checkNoAlias(dyn_cast<AtomicCmpXchgInst>(DefInst)) || in isReallyAClobber()
319 checkNoAlias(dyn_cast<AtomicRMWInst>(DefInst))) in isReallyAClobber()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DEarlyCSE.cpp680 Instruction *DefInst = nullptr; member
689 : DefInst(Inst), Generation(Generation), MatchingId(MatchingId), in LoadValue()
1251 if (InVal.DefInst == nullptr) in getMatchingValue()
1266 Instruction *Matching = MemInstMatching ? MemInst.get() : InVal.DefInst; in getMatchingValue()
1267 Instruction *Other = MemInstMatching ? InVal.DefInst : MemInst.get(); in getMatchingValue()
1274 if (MemInst.isStore() && InVal.DefInst != Result) in getMatchingValue()
1283 if (!isNonTargetIntrinsicMatch(cast<IntrinsicInst>(InVal.DefInst), in getMatchingValue()
1289 !isSameMemGeneration(InVal.Generation, CurrentGeneration, InVal.DefInst, in getMatchingValue()
1583 << " to: " << *InVal.DefInst << '\n'); in processNode()
1693 if (InVal.DefInst && in processNode()
[all …]
H A DDeadStoreElimination.cpp1150 bool isCompleteOverwrite(const MemoryLocation &DefLoc, Instruction *DefInst, in isCompleteOverwrite()
1164 return isOverwrite(UseInst, DefInst, *CC, DefLoc, InstWriteOffset, in isCompleteOverwrite()
2087 Instruction *DefInst = Def->getMemoryInst(); in eliminateRedundantStoresOfExistingValues() local
2088 auto MaybeDefLoc = getLocForWrite(DefInst); in eliminateRedundantStoresOfExistingValues()
2089 if (!MaybeDefLoc || !isRemovable(DefInst)) in eliminateRedundantStoresOfExistingValues()
2105 if (DefInst->isIdenticalTo(UpperInst)) in eliminateRedundantStoresOfExistingValues()
2108 if (auto *SI = dyn_cast<StoreInst>(DefInst)) { in eliminateRedundantStoresOfExistingValues()
2115 auto OR = isOverwrite(UpperInst, DefInst, *UpperLoc, *MaybeDefLoc, in eliminateRedundantStoresOfExistingValues()
2125 if (!IsRedundantStore() || isReadClobber(*MaybeDefLoc, DefInst)) in eliminateRedundantStoresOfExistingValues()
2127 LLVM_DEBUG(dbgs() << "DSE: Remove No-Op Store:\n DEAD: " << *DefInst in eliminateRedundantStoresOfExistingValues()
[all …]
H A DNewGVN.cpp3970 auto *DefInst = dyn_cast_or_null<Instruction>(Def); in eliminateInstructions() local
3971 if (DefInst && AllTempInstructions.count(DefInst)) { in eliminateInstructions()
3972 auto *PN = cast<PHINode>(DefInst); in eliminateInstructions()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCPreEmitPeephole.cpp257 MachineBasicBlock::iterator DefInst; in addLinkerOpt() member
319 MachineBasicBlock::iterator BBI = Pair->DefInst; in addLinkerOpt()
342 Pair->DefInst->addOperand(ImplDef); in addLinkerOpt()
350 Pair->DefInst->addOperand(*MF, PCRelLabel); in addLinkerOpt()
H A DPPCBranchCoalescing.cpp464 MachineInstr *DefInst = MRI->getVRegDef(Use.getReg()); in canMoveToEnd() local
465 if (DefInst->isPHI() && DefInst->getParent() == MI.getParent()) { in canMoveToEnd()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonCopyToCombine.cpp407 MachineInstr *DefInst = LastDef[Reg]; in findPotentialNewifiableTFRs() local
408 if (!DefInst) in findPotentialNewifiableTFRs()
410 if (!isCombinableInstType(*DefInst, TII, ShouldCombineAggressively)) in findPotentialNewifiableTFRs()
415 MachineBasicBlock::iterator It(DefInst); in findPotentialNewifiableTFRs()
426 PotentiallyNewifiableTFR.insert(DefInst); in findPotentialNewifiableTFRs()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DRegAllocFast.cpp504 for (const MachineInstr &DefInst : MRI->def_instructions(VirtReg)) { in mayLiveOut() local
505 if (DefInst.getParent() != MBB) { in mayLiveOut()
509 if (!SelfLoopDef || dominates(PosIndexes, DefInst, *SelfLoopDef)) in mayLiveOut()
510 SelfLoopDef = &DefInst; in mayLiveOut()
552 for (const MachineInstr &DefInst : MRI->def_instructions(VirtReg)) { in mayLiveIn() local
553 if (DefInst.getParent() != MBB || ++C >= Limit) { in mayLiveIn()
H A DModuloSchedule.cpp2318 MachineInstr *DefInst = MRI.getVRegDef(OrigReg); in updateInstrUse() local
2319 if (!DefInst || DefInst->getParent() != OrigKernel) in updateInstrUse()
2323 if (DefInst->isPHI()) { in updateInstrUse()
2326 getPhiRegs(*DefInst, OrigKernel, InitReg, LoopReg); in updateInstrUse()
2329 DefInst = MRI.getVRegDef(LoopReg); in updateInstrUse()
2331 unsigned DefStageNum = Schedule.getStage(DefInst); in updateInstrUse()
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DMemorySSA.cpp284 Instruction *DefInst = MD->getMemoryInst(); in instructionClobbersQuery() local
285 assert(DefInst && "Defining instruction not actually an instruction"); in instructionClobbersQuery()
287 if (const IntrinsicInst *II = dyn_cast<IntrinsicInst>(DefInst)) { in instructionClobbersQuery()
314 ModRefInfo I = AA.getModRefInfo(DefInst, CB); in instructionClobbersQuery()
318 if (auto *DefLoad = dyn_cast<LoadInst>(DefInst)) in instructionClobbersQuery()
322 ModRefInfo I = AA.getModRefInfo(DefInst, UseLoc); in instructionClobbersQuery()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIPeepholeSDWA.cpp549 const MachineInstr *DefInst = Def.getParent(); in foldToImm() local
550 if (!TII->isFoldableCopy(*DefInst)) in foldToImm()
553 const MachineOperand &Copied = DefInst->getOperand(1); in foldToImm()
H A DSIInstrInfo.cpp9342 auto *DefInst = MRI.getVRegDef(RSR.Reg); in getVRegSubRegDef() local
9343 while (auto *MI = DefInst) { in getVRegSubRegDef()
9344 DefInst = nullptr; in getVRegSubRegDef()
9353 DefInst = MRI.getVRegDef(RSR.Reg); in getVRegSubRegDef()
9361 DefInst = MRI.getVRegDef(RSR.Reg); in getVRegSubRegDef()
9364 if (!DefInst) in getVRegSubRegDef()