Home
last modified time | relevance | path

Searched refs:C5 (Results 1 – 25 of 105) sorted by relevance

12345

/freebsd/crypto/openssl/crypto/whrlpool/
H A Dwp_block.c187 # define C5(K,i) ROTATE(Cx.q[K.c[(i)*8+5]],40) macro
205 # define C5(K,i) (Cx.q[5+8*K.c[(i)*8+5]]) macro
218 # define C5(K,i) (((u64_a1*)(Cx.c+3))[2*K.c[(i)*8+5]]) macro
523 C4(K, (i - 4) & 7) ^ C5(K, (i - 5) & 7) ^ in whirlpool_block()
530 C4(S, (i - 4) & 7) ^ C5(S, (i - 5) & 7) ^ in whirlpool_block()
568 C4(K, 4) ^ C5(K, 3) ^ C6(K, 2) ^ C7(K, 1) ^ RC[r]; in whirlpool_block()
570 C4(K, 5) ^ C5(K, 4) ^ C6(K, 3) ^ C7(K, 2); in whirlpool_block()
572 C4(K, 6) ^ C5(K, 5) ^ C6(K, 4) ^ C7(K, 3); in whirlpool_block()
574 C4(K, 7) ^ C5(K, 6) ^ C6(K, 5) ^ C7(K, 4); in whirlpool_block()
576 C4(K, 0) ^ C5(K, 7) ^ C6(K, 6) ^ C7(K, 5); in whirlpool_block()
[all …]
/freebsd/crypto/openssl/test/certs/
H A DembeddedSCTs3.sct9 21:C5:6A:16:79:DF:33:85:8A:D3:F3:1D:71:AF:75:30:
21 7E:D0:C5:71:1B:76:06:CB:09:63:48:1E:E1:20:F3:A7:
23 5E:3C:C5:EC:F2:13:9C:09:D1:0A:01:C2:59:5F:7C:31:
32 30:45:02:20:2B:06:42:0F:D9:71:BD:21:42:A5:F9:C5:
/freebsd/lib/msun/src/
H A Dk_sincosl.h36 C5 = 0.0000000020876754400407278, /* 0x11eed8caaeccf1.0p-81 */ variable
68 r = z * (C1 + z * (C2 + z * (C3 + z * (C4 + z * (C5 + z * (C6 + in __kernel_sincosl()
96 C5 = 2.08767569878680989792098886701451072e-09L, variable
127 r = z * (C1 + z * (C2 + z * (C3 + z * (C4 + z * (C5 + z * (C6 + in __kernel_sincosl()
H A Dk_cos.c61 C5 = 2.08757232129817482790e-09, /* 0x3E21EE9E, 0xBDB4B1C4 */ variable
71 r = z*(C1+z*(C2+z*C3)) + w*w*(C4+z*(C5+z*C6)); in __kernel_cos()
H A Dk_sincos.h27 C5 = 2.08757232129817482790e-09, /* 0x3E21EE9E, 0xBDB4B1C4 */ variable
45 r = z * (C1 + z * (C2 + z * C3)) + w * w * (C4 + z * (C5 + z * C6)); in __kernel_sincos()
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dnvidia,tegra194-pcie.txt18 TEGRA194_POWER_DOMAIN_PCIEX8A: C5
55 5: C5
92 In Tegra194, Only controllers C0, C4 & C5 support EP mode.
102 It is mandatory for C5 controller and optional for other controllers.
105 It is mandatory for C5 controller and optional for other controllers.
112 1. If C0/C4/C5 run at x1/x2 link widths (irrespective of speed and MPS)
113 2. If C0/C1/C2/C3/C4/C5 operate at their respective max link widths and
125 if the platform has one such slot. (Ex:- x16 slot owned by C5 controller
128 if the platform has one such slot. (Ex:- x16 slot owned by C5 controller
135 NOTE:- On Tegra194's P2972-0000 platform, only C5 controller can be enabled to
/freebsd/lib/msun/ld80/
H A Dk_cosl.c60 C5 = 0.0000000020876754400407278, /* 0x11eed8caaeccf1.0p-81 */ variable
70 r = z*(C1+z*(C2+z*(C3+z*(C4+z*(C5+z*(C6+z*C7)))))); in __kernel_cosl()
/freebsd/lib/msun/ld128/
H A Dk_cosl.c35 C5 = 2.08767569878680989792098886701451072e-09L, variable
50 r = z*(C1+z*(C2+z*(C3+z*(C4+z*(C5+z*(C6+z*(C7+ in __kernel_cosl()
H A Ds_expl.c144 C5 = 8.33333333333333333333333333333371638e-3L, variable
243 q = x * x2 * C3 + x2 * x2 * (C4 + x * (C5 + x * (C6 + in expm1l()
/freebsd/contrib/arm-optimized-routines/math/
H A Dexp2.c22 #define C5 __exp_data.exp2_poly[4] macro
128 tmp = tail + r * C1 + r2 * (C2 + r * C3) + r2 * r2 * (C4 + r * C5); in exp2()
130 tmp = tail + r * C1 + r2 * (0.5 + r * C3) + r2 * r2 * (C4 + r * C5 + r2 * C6); in exp2()
H A Dexp.c24 #define C5 __exp_data.poly[8 - EXP_POLY_ORDER] macro
146 tmp = tail + r + r2 * (C2 + r * C3) + r2 * r2 * (C4 + r * C5); in exp_inline()
148 tmp = tail + r + r2 * (0.5 + r * C3) + r2 * r2 * (C4 + r * C5 + r2 * C6); in exp_inline()
H A Dpow.c118 #define C5 __exp_data.poly[8 - EXP_POLY_ORDER] macro
237 tmp = tail + r + r2 * (C2 + r * C3) + r2 * r2 * (C4 + r * C5); in exp_inline()
239 tmp = tail + r + r2 * (0.5 + r * C3) + r2 * r2 * (C4 + r * C5 + r2 * C6); in exp_inline()
/freebsd/contrib/arm-optimized-routines/math/aarch64/experimental/
H A Dexp_inline.h25 #define C5 __exp_data.poly[8 - EXP_POLY_ORDER] macro
147 tmp = tail + r + r2 * (C2 + r * C3) + r2 * r2 * (C4 + r * C5); in exp_inline()
149 tmp = tail + r + r2 * (0.5 + r * C3) + r2 * r2 * (C4 + r * C5 + r2 * C6); in exp_inline()
/freebsd/contrib/arm-optimized-routines/math/aarch64/
H A Dcospif_2u6.c19 #define C5 -0x1.e30750p-8f macro
67 float y = fmaf (C5, r2, C4); in arm_math_cospif()
H A Dsinpif_2u5.c19 #define C5 -0x1.e30750p-8f macro
68 float y = fmaf (C5, r2, C4); in arm_math_sinpif()
/freebsd/crypto/openssl/crypto/chacha/asm/
H A Dchacha-armv8.pl810 $A3,$B3,$C3,$D3,$A4,$B4,$C4,$D4,$A5,$B5,$C5,$D5) = map("v$_.4s",(8..31));
937 mov $C5,@K[2]
951 my @thread5=&NEONROUND($A5,$B5,$C5,$D5,$T5,0);
970 @thread5=&NEONROUND($A5,$B5,$C5,$D5,$T5,1);
1065 @thread5=&NEONROUND($A5,$B5,$C5,$D5,$T5,0);
1082 @thread5=&NEONROUND($A5,$B5,$C5,$D5,$T5,1);
1126 add $C5,$C5,@K[2]
1222 eor $C5,$C5,$C3
/freebsd/usr.bin/jot/tests/
H A Dregress.x.out1 …,87,89,8B,8D,8F,91,93,95,97,99,9B,9D,9F,A1,A3,A5,A7,A9,AB,AD,AF,B1,B3,B5,B7,B9,BB,BD,BF,C1,C3,C5,C8
/freebsd/tests/sys/net/
H A Dif_epair_test.sh54 jexec ${j}one ping -C5 -c 1 192.0.2.2
/freebsd/crypto/openssl/test/ct/
H A Dtls1.sct10 E5:E2:3E:06:02:21:00:E4:ED:C0:DB:3A:C5:72:B1:E2:
/freebsd/secure/caroot/trusted/
H A DNetLock_Arany__Class_Gold__F__tan__s__tv__ny.pem19 …1nykiad\C3\B3k (Certification Services), CN = NetLock Arany (Class Gold) F\C5\91tan\C3\BAs\C3\ADtv…
23 …1nykiad\C3\B3k (Certification Services), CN = NetLock Arany (Class Gold) F\C5\91tan\C3\BAs\C3\ADtv…
H A DCertainly_Root_E1.pem53 SHA1 Fingerprint=F9:E1:6D:DC:01:89:CF:D5:82:45:63:3E:C5:37:7D:C2:EB:93:6F:2B
H A DHongkong_Post_Root_CA_3.pem71 17:9D:CD:1E:8B:D6:39:2B:70:D3:5C:D4:A0:B8:1F:B0:00:FC:C5:61
73 17:9D:CD:1E:8B:D6:39:2B:70:D3:5C:D4:A0:B8:1F:B0:00:FC:C5:61
/freebsd/crypto/heimdal/lib/wind/
H A Drfc3454.txt1273 05C5-05CF
1308 09C5-09C6
1806 00C5; 00E5; Case map
1950 01C5; 01C6; Case map
2053 03A5; 03C5; Case map
2060 03B0; 03C5 0308 0301; Case map
2064 03D2; 03C5; Additional folding
2204 04C5; 04C6; Case map
2478 1F50; 03C5 0313; Case map
2479 1F52; 03C5 0313 0300; Case map
[all …]
/freebsd/sys/contrib/device-tree/src/arm/broadcom/
H A Dbcm47081-tplink-archer-c5-v2.dts12 model = "TP-LINK Archer C5 V2";
/freebsd/secure/caroot/untrusted/
H A DSwissSign_Platinum_CA_-_G2.pem68 50:AF:CC:07:87:15:47:6F:38:C5:B4:65:D1:DE:95:AA:E9:DF:9C:CC
70 50:AF:CC:07:87:15:47:6F:38:C5:B4:65:D1:DE:95:AA:E9:DF:9C:CC

12345