Searched refs:BranchOp (Results 1 – 8 of 8) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.h | 98 unsigned BranchOp) const;
|
| H A D | MipsSEISelLowering.cpp | 3145 MachineInstr &MI, MachineBasicBlock *BB, unsigned BranchOp) const { in emitMSACBranchPseudo()
3186 BuildMI(BB, DL, TII->get(BranchOp)) in emitMSACBranchPseudo()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRInstrInfo.cpp | 531 bool AVRInstrInfo::isBranchOffsetInRange(unsigned BranchOp, in isBranchOffsetInRange() argument
534 switch (BranchOp) { in isBranchOffsetInRange()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
| H A D | XtensaInstrInfo.cpp | 311 bool XtensaInstrInfo::isBranchOffsetInRange(unsigned BranchOp, in isBranchOffsetInRange() argument
313 switch (BranchOp) { in isBranchOffsetInRange()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchInstrInfo.cpp | 358 bool LoongArchInstrInfo::isBranchOffsetInRange(unsigned BranchOp, in isBranchOffsetInRange() argument
360 switch (BranchOp) { in isBranchOffsetInRange()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.cpp | 1600 bool RISCVInstrInfo::isBranchOffsetInRange(unsigned BranchOp, in isBranchOffsetInRange() argument
1606 switch (BranchOp) { in isBranchOffsetInRange()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 266 bool AArch64InstrInfo::isBranchOffsetInRange(unsigned BranchOp, in isBranchOffsetInRange() argument
268 unsigned Bits = getBranchDisplacementBits(BranchOp); in isBranchOffsetInRange()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 2910 bool SIInstrInfo::isBranchOffsetInRange(unsigned BranchOp, in isBranchOffsetInRange() argument
2914 assert(BranchOp != AMDGPU::S_SETPC_B64); in isBranchOffsetInRange()
|