Home
last modified time | relevance | path

Searched refs:BitMask (Results 1 – 25 of 33) sorted by relevance

12

/freebsd/contrib/llvm-project/libc/src/__support/HashTable/
H A Dbitmask.h53 template <class BitMask> struct IteratableBitMaskAdaptor : public BitMask {
65 using iterator = BitMask;
66 using const_iterator = BitMask;
75 LIBC_INLINE IteratableBitMaskAdaptor end() { return {BitMask{0}}; } in end()
H A Dtable.h165 BitMask available = ctrls.mask_available(); in find()
195 BitMask available = ctrls.mask_available(); in unsafe_insert()
338 iterator end() const { return {0, 0, {BitMask{0}}, *this}; } in end()
/freebsd/contrib/llvm-project/libc/src/__support/HashTable/sse2/
H A Dbitmask_impl.inc18 using BitMask = BitMaskAdaptor<uint16_t, 0x1u>;
19 using IteratableBitMask = IteratableBitMaskAdaptor<BitMask>;
42 LIBC_INLINE BitMask mask_available() const {
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DBitTracker.h36 struct BitMask;
284 struct BitTracker::BitMask { struct
285 BitMask() = default;
286 BitMask(uint16_t b, uint16_t e) : B(b), E(e) {} in BitMask() argument
314 RegisterCell &insert(const RegisterCell &RC, const BitMask &M); argument
315 RegisterCell extract(const BitMask &M) const; // Returns a new cell.
462 virtual BitMask mask(Register Reg, unsigned Sub) const;
H A DBitTracker.cpp210 const BitMask &M) { in insert()
230 BT::RegisterCell BT::RegisterCell::extract(const BitMask &M) const { in extract()
363 BitMask M = mask(RR.Reg, RR.Sub); in getCell()
685 RegisterCell Res = RegisterCell::ref(A1).extract(BT::BitMask(B, Last)); in eXTR()
698 Res.insert(RegisterCell::ref(A2), BT::BitMask(AtN, AtN+W2-1)); in eINS()
702 BT::BitMask BT::MachineEvaluator::mask(Register Reg, unsigned Sub) const { in mask()
706 return BitMask(0, W-1); in mask()
747 Res.insert(Src, BitMask(0, WS-1)); in evaluate()
996 BitMask OM = ME.mask(OldRR.Reg, OldRR.Sub); in subst()
997 BitMask NM = ME.mask(NewRR.Reg, NewRR.Sub); in subst()
H A DHexagonBitTracker.h38 BitTracker::BitMask mask(Register Reg, unsigned Sub) const override;
H A DHexagonBitTracker.cpp79 BT::BitMask HexagonEvaluator::mask(Register Reg, unsigned Sub) const { in mask()
92 return IsSubLo ? BT::BitMask(0, RW-1) in mask()
93 : BT::BitMask(RW, 2*RW-1); in mask()
341 RegisterCell RC = RegisterCell(RW).insert(PC, BT::BitMask(0, PW-1)); in evaluate()
363 RegisterCell CW = RegisterCell(W0).insert(rc(1), BT::BitMask(0, W1-1)); in evaluate()
718 RegisterCell RC = RegisterCell(W0).insert(Ext, BT::BitMask(0, Wd-1)); in evaluate()
/freebsd/contrib/llvm-project/libc/src/__support/HashTable/generic/
H A Dbitmask_impl.inc39 using BitMask = BitMaskAdaptor<bitmask_t, 0x8ul>;
40 using IteratableBitMask = IteratableBitMaskAdaptor<BitMask>;
108 return {BitMask{result}};
113 LIBC_INLINE BitMask mask_available() const {
120 return {BitMask{available ^ MASK}};
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DRegisterBankEmitter.cpp299 uint32_t BitMask = (1 << BitSize) - 1; in emitBaseClassImplementation() local
332 << TargetName + "::InvalidRegBankID) & " << BitMask << ";\n"; in emitBaseClassImplementation()
369 << BitSize << ")) & " << BitMask << ";\n"; in emitBaseClassImplementation()
/freebsd/contrib/llvm-project/clang/lib/AST/ByteCode/
H A DIntegral.h195 const ReprT BitMask = (ReprT(1) << ReprT(TruncBits)) - 1;
197 const ReprT ExtMask = ~BitMask;
198 return Integral((V & BitMask) | (Signed && (V & SignBit) ? ExtMask : 0));
/freebsd/contrib/llvm-project/llvm/lib/Transforms/IPO/
H A DLowerTypeTests.cpp488 Constant *BitMask; member
614 Value *BitMask = B.CreateShl(ConstantInt::get(BitsType, 1), BitIndex); in createMaskedBitTest() local
615 Value *MaskedBits = B.CreateAnd(Bits, BitMask); in createMaskedBitTest()
712 B.CreateAnd(Byte, ConstantExpr::getPtrToInt(TIL.BitMask, Int8Ty)); in createBitSetTest()
969 ExportGlobal("bit_mask", TIL.BitMask); in exportTypeId()
971 return &TTRes.BitMask; in exportTypeId()
1056 TIL.BitMask = ImportConstant("bit_mask", TTRes.BitMask, 8, PtrTy); in importTypeId()
1211 TIL.BitMask = BAI->MaskGlobal; in lowerTypeTestCalls()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DBypassSlowDivision.cpp340 uint64_t BitMask = ~BypassType->getBitMask(); in insertOperandRuntimeCheck() local
341 Value *AndV = Builder.CreateAnd(OrV, BitMask); in insertOperandRuntimeCheck()
H A DSimplifyCFG.cpp6266 APInt BitMask = APInt::getZero(MinCaseVal->getBitWidth()); in foldSwitchToSelect() local
6268 BitMask |= (Case->getValue() - MinCaseVal->getValue()); in foldSwitchToSelect()
6272 if (BitMask.popcount() == Log2_32(CaseCount)) { in foldSwitchToSelect()
6275 Value *And = Builder.CreateAnd(Condition, ~BitMask, "switch.and"); in foldSwitchToSelect()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachineOperand.cpp616 unsigned BitMask = Flags.second; in printTargetFlags() local
620 if ((BitMask & Mask.first) == Mask.first) { in printTargetFlags()
626 BitMask &= ~(Mask.first); in printTargetFlags()
629 if (BitMask) { in printTargetFlags()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DLoopIdiomRecognize.cpp2726 Value *&BitMask, Value *&BitPos, in detectShiftUntilBitTestIdiom() argument
2762 m_Value(BitMask), in detectShiftUntilBitTestIdiom()
2775 BitMask = ConstantInt::get(CurrX->getType(), Res->Mask); in detectShiftUntilBitTestIdiom()
2882 Value *X, *BitMask, *BitPos, *XCurr; in recognizeShiftUntilBitTest() local
2884 if (!detectShiftUntilBitTestIdiom(CurLoop, X, BitMask, BitPos, XCurr, in recognizeShiftUntilBitTest()
2952 Value *LowBitMask = Builder.CreateAdd(BitMask, Constant::getAllOnesValue(Ty), in recognizeShiftUntilBitTest()
2955 Builder.CreateOr(LowBitMask, BitMask, BitPos->getName() + ".mask"); in recognizeShiftUntilBitTest()
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DModuleSummaryIndexYAML.h37 io.mapOptional("BitMask", res.BitMask);
H A DModuleSummaryIndex.h1226 uint8_t BitMask = 0;
/freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/
H A DPPC.cpp203 auto [FeatureWord, BitMask] = in EmitPPCBuiltinExpr()
209 if (!BitMask) in EmitPPCBuiltinExpr()
215 Builder.CreateAnd(TheCall, llvm::ConstantInt::get(Int32Ty, BitMask)); in EmitPPCBuiltinExpr()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DVOP3PInstructions.td362 class Extract<int FromBitIndex, int BitMask, bit U>: PatFrag<
364 …!if (!or (!and (!eq (BitMask, 255), !eq (FromBitIndex, 24)), !eq (FromBitIndex, 28)), // last elem…
367 !if (U, (and node:$src, (i32 BitMask)),
368 … !if (!eq (BitMask, 15), (!cast<PatFrag>("ExtractSigned4bit_"#FromBitIndex) node:$src),
370 !if (U, (and (srl node:$src, (i32 FromBitIndex)), (i32 BitMask)),
371 … !if (!eq (BitMask, 15), (!cast<PatFrag>("ExtractSigned4bit_"#FromBitIndex) node:$src),
/freebsd/contrib/llvm-project/llvm/include/llvm/TargetParser/
H A DPPCTargetParser.def161 // PPC_LNX_FEATURE(Name, Description, EnumName, BitMask, PPC_FAWORD_WORD)
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp1574 SDValue BitMask = DAG.getConstant(~BitImm, DL, ResTy); in lowerMSABitClearImm() local
1576 return DAG.getNode(ISD::AND, DL, ResTy, Op->getOperand(1), BitMask); in lowerMSABitClearImm()
/freebsd/contrib/llvm-project/llvm/lib/IR/
H A DAsmWriter.cpp3320 if (TTRes.BitMask) in printTypeTestResolution()
3322 Out << ", bitMask: " << (unsigned)TTRes.BitMask; in printTypeTestResolution()
/freebsd/contrib/llvm-project/llvm/lib/LTO/
H A DLTO.cpp299 AddUint64(S.TTRes.BitMask); in computeLTOCacheKey()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/
H A DMipsAsmParser.cpp8766 const MCExpr *BitMask; in ParseDirective() local
8769 if (Parser.parseExpression(BitMask)) { in ParseDirective()
8774 if (!BitMask->evaluateAsAbsolute(BitMaskVal)) { in ParseDirective()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp9597 bool isValidMtVsrBmi(APInt &BitMask, BuildVectorSDNode &BVN, in isValidMtVsrBmi() argument
9601 BitMask.clearAllBits(); in isValidMtVsrBmi()
9626 BitMask.setBit(J); in isValidMtVsrBmi()
9643 APInt BitMask(32, 0); in LowerBUILD_VECTOR() local
9648 if (isValidMtVsrBmi(BitMask, *BVN, Subtarget.isLittleEndian()) && in LowerBUILD_VECTOR()
9649 BitMask != 0 && BitMask != 0xffff) { in LowerBUILD_VECTOR()
9650 SDValue SDConstant = DAG.getTargetConstant(BitMask, dl, MVT::i32); in LowerBUILD_VECTOR()

12