| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | RDFRegisters.cpp | 194 auto [BReg, BMask] = *BI; in equal_to()
199 if (AReg != BReg) in equal_to()
232 auto [BReg, BMask] = *BI; in less()
237 if (AReg != BReg) in less()
238 return AReg < BReg; in less()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Frontend/HLSL/ |
| H A D | HLSLRootSignature.h | 31 enum class RegisterType { BReg, TReg, UReg, SReg }; enumerator
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/ |
| H A D | XtensaRegisterInfo.td | 285 class BReg<bits<4> num, string n> : XtensaReg<n> {
290 def B#i : BReg<i, "b"#i>;
|
| H A D | XtensaISelLowering.cpp | 1604 MCPhysReg BReg = Xtensa::B0; in emitSelectCC() local
1606 BuildMI(MBB, DL, TII.get(CmpKind), BReg) in emitSelectCC()
1610 .addReg(BReg, RegState::Kill) in emitSelectCC()
1651 MCPhysReg BReg = Xtensa::B0; in EmitInstrWithCustomInserter() local
1654 BuildMI(*MBB, MI, DL, TII.get(CmpKind), BReg) in EmitInstrWithCustomInserter()
1658 .addReg(BReg, RegState::Kill) in EmitInstrWithCustomInserter()
|
| /freebsd/contrib/llvm-project/llvm/lib/Frontend/HLSL/ |
| H A D | HLSLRootSignature.cpp | 66 {"b", RegisterType::BReg},
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 2505 Register BReg = MRI.createVirtualRegister(RC); in emitSjLjDispatchBlock() local
2521 BuildMI(DispContBB, DL, TII->get(VE::LEASLrri), BReg) in emitSjLjDispatchBlock()
2537 BuildMI(DispContBB, DL, TII->get(VE::LEASLrii), BReg) in emitSjLjDispatchBlock()
2557 .addReg(BReg, getKillRegState(true)) in emitSjLjDispatchBlock()
2583 .addReg(BReg, getKillRegState(true)) in emitSjLjDispatchBlock()
|
| /freebsd/contrib/llvm-project/clang/lib/Parse/ |
| H A D | ParseHLSLRootSignature.cpp | 955 Reg.ViewType = RegisterType::BReg; in parseRegister()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVInstructionSelector.cpp | 3694 Register BReg = MRI->createVirtualRegister(GR.getRegClass(BoolType)); in selectFirstBitSet64() local
3695 if (!selectOpWithSrcs(BReg, BoolType, I, {PrimaryReg, NegOneReg}, in selectFirstBitSet64()
3701 if (!selectOpWithSrcs(TmpReg, ResType, I, {BReg, SecondaryReg, PrimaryReg}, in selectFirstBitSet64()
3708 {BReg, SecondaryShiftReg, PrimaryShiftReg}, SelectOp)) in selectFirstBitSet64()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 37594 Register BReg = MRI->createVirtualRegister(&X86::GR64RegClass); in EmitSjLjDispatchBlock() local
37598 BuildMI(DispContBB, MIMD, TII->get(X86::LEA64r), BReg) in EmitSjLjDispatchBlock()
37614 .addReg(BReg) in EmitSjLjDispatchBlock()
37627 .addReg(BReg) in EmitSjLjDispatchBlock()
37638 .addReg(BReg); in EmitSjLjDispatchBlock()
|